component
CC6420SO-FG
Public Made by Adomby adom
Cross chip Motor Driver ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 12d ago |
| viewers | 12d ago |
| cc6420so-fg-etched.glb | 12d ago |
| cc6420so-fg-etched.step | 12d ago |
| cc6420so-fg-hero.glb | 12d ago |
| cc6420so-fg-hero.overlay.json | 12d ago |
| cc6420so-fg.glb | 12d ago |
| cc6420so-fg.kicad_mod | 12d ago |
| cc6420so-fg.kicad_sym | 12d ago |
| cc6420so-fg.lbr | 12d ago |
| cc6420so-fg.step | 12d ago |
| package.json | 12d ago |
| page.json | 12d ago |
| README.md | 12d ago |
CC6420SO-FG
Cross chip · Motor Driver ICs · SOIC-8
CC6420SO-FG from Cross chip, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PWM | input | PWM speed control input with an internal 10kΩ pull-up, VIL 0 to 0.4V and VIH 2.1 to 5.5V, with a PWM input frequency of 0.1 to 100kHz; absolute maximum PWM input voltage is 7V. |
| 2 | FG/RD | output | Open-drain frequency generation / rotation detect output that must use an external pull-up, with an absolute maximum output voltage of 18V and output current of 30mA. |
| 3 | OUT1 | output | H-bridge output 1 connected to one end of the single coil, with absolute maximum peak output current of 1000mA and continuous output current of 450mA. |
| 4 | VDD | power_in | Supply pin with a recommended operating range of 3.5V to 18V and an absolute maximum supply voltage of 21V. |
| 5 | OUT2 | output | H-bridge output 2 connected to the other end of the single coil, with absolute maximum peak output current of 1000mA and continuous output current of 450mA. |
| 6 | GND | power_in | Ground pin of the chip; no series components such as 0Ω resistors or magnetic beads may be placed in the GND circuit. |
| 7 | MINSP | input | Minimum speed setting input with an effective voltage range of 0 to 2.5V and an absolute maximum input voltage of 7V. |
| 8 | VREF | power_out | Internal reference voltage output of 2.45V to 2.55V, which requires a capacitor greater than 1uF to ground for loop stability. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Cross chip |
| Package | SOIC-8 |
| Category | Power Management ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply Voltage | VDD | 21 | V | 3 | |||
| Reverse Voltage | VDDREV | -28 | V | 3 | |||
| Output Current (Peak) | IOUTP | 1000 | mA | 3 | |||
| Output Current (Continuous) | IOUTC | 450 | mA | 3 | |||
| FG/RD output voltage | VFG/RD | 18 | V | 3 | |||
| FG/RD output current | IFG/RD | 30 | mA | 3 | |||
| FG/RD reverse output current | IFG/RD | -30 | mA | 3 | |||
| PWM input voltage | VPWM | 7 | V | 3 | |||
| Reverse PWM input voltage | VPWM | -0.3 | V | 3 | |||
| MINSP input voltage | VMINSP | 7 | V | 3 | |||
| Reverse MINSP input voltage | VMINSP | -0.3 | V | 3 | |||
| Operating Temperature Range | TA | -40 | 125 | °C | 3 | ||
| Junction Temperature | TJ | 150 | °C | 3 | |||
| Storage Temperature | TS | -55 | 150 | °C | 3 | ||
| ESD Protection | 6 | kV | HBM | 3 | |||
| Thermal resistance | Rthja | 150 | °C/W | SOP8 | 3 | ||
| Supply Voltage | VDD | 3.5 | 18 | V | 3 | ||
| Operating Ambient Temperature | TA | -40 | 125 | °C | 3 | ||
| Continuous Output Current | IOUTC | 400 | mA | 3 | |||
| Supply voltage | VDD | 3.5 | 20 | V | 4 | ||
| Supply current | IDD | 6 | 8 | mA | VDD=12V | 4 | |
| Reverse current | IDDREV | 1 | mA | VDD= -20V | 4 | ||
| PWM input low voltage | VIL | 0.4 | V | 4 | |||
| PWM input high voltage | VIH | 2.1 | 5.5 | V | 4 | ||
| PWM input frequency | FIN | 0.1 | 100 | kHz | 4 | ||
| Soft start duty cycle range | DCout_ss | 25 | 100 | % | 4 | ||
| FG/RD output saturation voltage | VOL | 0.2 | 0.5 | V | B>BOP, IOUT=5mA | 4 | |
| FG/RD output leakage current | IOFF | 0.1 | 2 | uA | VOUT=16V, VDD=12V, B<BRP | 4 | |
| Reference output voltage | VREF | 2.45 | 2.5 | 2.55 | V | 4 | |
| Reference output current capability | IREF | 5 | mA | 4 | |||
| Start up operating point | BOP | 5 | 20 | 40 | Gauss | Start up | 4 |
| Release point | BRP | -40 | -20 | -5 | Gauss | Start up | 4 |
| Hysteresis | BHYS | 10 | 40 | 80 | Gauss | Start up | 4 |
| Sine wave current mode operating point | BOP | 5 | Gauss | Sine wave current mode | 4 | ||
| Sine wave current mode release point | BRP | -5 | Gauss | Sine wave current mode | 4 | ||
| Sine wave current mode hysteresis | BHYS | 10 | Gauss | Sine wave current mode | 4 | ||
| PWM internal pull-up resistor | RIN | 10 | kΩ | 4 | |||
| H bridge on resistance | RDSON | 2 | Ω | T=25°C, VDD=12V, IOUT=450mA | 4 | ||
| Soft start time | TSOFT | 3 | s | 4 | |||
| FG/RD output current limit | ICL | 30 | mA | B>BOP | 4 | ||
| Locked rotor protection ON time | TON | 1.5 | s | 4 | |||
| Locked rotor protection OFF time | TOFF | 4 | s | 4 | |||
| Over temperature protection | TSD | 160 | °C | VIN=18V | 4 | ||
| Over temperature protection hysteresis | ΔTSD | 30 | °C | 4 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| housing | ABS | VREF 8 8 Reference voltage Base GND ABSOLUTE MAXIMUM RATINGS | 3 | |
| contacts | copper | capacitor is directly connected to the VDD Pin and GND Pin to placed as close to the chip as possible, and using the shortest and thickest copper foil connects the capacitor to the VDD Pin | 6 |
CAD (KiCad official)
- Symbol:
CC6420SO-FG - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
cc6420so-fg-etched.step/cc6420so-fg-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cc6420so-fg.step/cc6420so-fg.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Cross chip datasheet (19 pp, sha256
389d70fa9a2a511e, retrieved 2026-10-27, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).