Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CC2543RHBR

Texas Instruments · RF Transceiver ICs · VQFN-32-EP(5x5)

CC2543RHBR from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P1_3 bidirectional General-purpose digital I/O, Port 1.3.
2 P2_1/DD bidirectional General-purpose digital I/O, Port 2.1, alternate function Debug Data (DD) for the two-wire debug interface.
3 P2_0 bidirectional General-purpose digital I/O, Port 2.0.
4 P0_7 bidirectional General-purpose digital I/O, Port 0.7.
5 P0_6 bidirectional General-purpose digital I/O, Port 0.6.
6 P0_5 bidirectional General-purpose digital I/O, Port 0.5.
7 P0_4 bidirectional General-purpose digital I/O, Port 0.4.
8 P0_3 bidirectional General-purpose digital I/O, Port 0.3.
9 P0_2 bidirectional General-purpose digital I/O, Port 0.2.
10 P0_1 bidirectional General-purpose digital I/O, Port 0.1.
11 P0_0 bidirectional General-purpose digital I/O, Port 0.0.
12 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
13 RESET_N input Active-low reset input; a low pulse of at least 1 µs resets the device.
14 P2_2/DC bidirectional General-purpose digital I/O, Port 2.2, alternate function Debug Clock (DC) for the two-wire debug interface.
15 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
16 XOSC_Q1 passive 32-MHz crystal oscillator pin 1, connects to one terminal of the external 32-MHz crystal.
17 XOSC_Q2 passive 32-MHz crystal oscillator pin 2, connects to the other terminal of the external 32-MHz crystal.
18 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
19 VSS power_in Unused pin; must be connected to ground.
20 RF_P bidirectional Positive RF I/O: positive RF input signal to the LNA during RX and positive RF output signal from the PA during TX.
21 RF_N bidirectional Negative RF I/O: negative RF input signal to the LNA during RX and negative RF output signal from the PA during TX.
22 VSS power_in Unused pin; must be connected to ground.
23 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
24 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
25 RBIAS passive External precision bias resistor connection for setting the internal reference current.
26 P1_2 bidirectional General-purpose digital I/O, Port 1.2, with 20-mA drive strength.
27 P1_1 bidirectional General-purpose digital I/O, Port 1.1, with 20-mA drive strength.
28 P1_0 bidirectional General-purpose digital I/O, Port 1.0, with 20-mA drive strength.
29 VDD power_in Analog power-supply connection, 2 V to 3.6 V.
30 DCPL1 power_out 1.8-V digital power-supply decoupling node for the on-chip voltage regulator; must not be used to supply external circuits.
31 VSS power_in Unused pin; must be connected to ground.
32 P1_4 bidirectional General-purpose digital I/O, Port 1.4.
33 VSS power_in Exposed ground pad; must be connected to a solid ground plane as the main ground connection for the chip.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category RF And Wireless
Pins 33

CAD (KiCad official)

  • Symbol: CC2543RHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: cc2543rhbr-etched.step / cc2543rhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cc2543rhbr.step / cc2543rhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 4b7a50f18561c4a2, retrieved 2026-09-23, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF