main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers cc2340r52e0rkpr: viewers · Ray 2d ago
cc2340r52e0rkpr-etched.glb cc2340r52e0rkpr: factory component page (tier=lcsc) · Ray 2d ago
cc2340r52e0rkpr-etched.step cc2340r52e0rkpr: factory component page (tier=lcsc) · Ray 2d ago
cc2340r52e0rkpr-hero.glb Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr-hero.overlay.json Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr.glb Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr.kicad_mod Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr.kicad_sym Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr.lbr Publish 0.1.0 · Ray 2d ago
cc2340r52e0rkpr.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/cc2340r52e0rkpr · Ray 2d ago

CC2340R52E0RKPR

Texas Instruments · Microcontrollers (MCU/MPU/SOC) · QFN-40(5x5)

CC2340R52E0RKPR from Texas Instruments, in a QFN-40(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDDR power_in Internal supply, must be powered from the internal DC/DC converter or LDO; tie to pin 34 on the PCB; output trimmed to 1.5 V; do not supply external circuitry from this pin.
2 DIO8 bidirectional Digital GPIO.
3 DIO9 bidirectional Digital GPIO.
4 DIO10 bidirectional Digital GPIO.
5 DIO11 bidirectional Digital GPIO.
6 DIO12 bidirectional Digital GPIO with high-drive capability.
7 DIO13 bidirectional Digital GPIO.
8 VDDS power_in 1.71-V to 3.8-V DIO supply.
9 DIO14 bidirectional Digital GPIO.
10 DIO15 bidirectional Digital GPIO.
11 DIO16_SWDIO bidirectional Digital GPIO and SWD interface mode select or SWDIO, with high-drive capability.
12 DIO17_SWDCK bidirectional Digital GPIO and SWD interface clock, with high-drive capability.
13 DIO18 bidirectional Digital GPIO with high-drive capability.
14 DIO19 bidirectional Digital GPIO with high-drive capability.
15 DIO20_A11 bidirectional Digital or analog GPIO with analog capability (ADC channel 11).
16 DIO21_A10 bidirectional Digital or analog GPIO with analog capability (ADC channel 10).
17 VDDS power_in 1.71-V to 3.8-V DIO supply.
18 DIO22_A9 bidirectional Digital or analog GPIO with analog capability (ADC channel 9).
19 DIO23_A8 bidirectional Digital or analog GPIO with analog capability (ADC channel 8).
20 DIO24_A7 bidirectional Digital or analog GPIO with analog and high-drive capability (ADC channel 7).
21 DIO25_A6 bidirectional Digital or analog GPIO with analog capability (ADC channel 6).
22 DIO0_A5 bidirectional Digital or analog GPIO with analog capability (ADC channel 5).
23 DIO1_A4 bidirectional Digital or analog GPIO with analog capability (ADC channel 4).
24 DIO2_A3 bidirectional Digital or analog GPIO with analog capability (ADC channel 3).
25 RSTN input Digital reset, active low, with no internal pullup resistor.
26 DIO3_X32P bidirectional Digital or analog GPIO, 32-kHz crystal oscillator pin 1, optional TCXO input.
27 DIO4_X32N bidirectional Digital or analog GPIO, 32-kHz crystal oscillator pin 2.
28 VDDD power_in Decoupling of internal 1.28-V regulated core supply; connect an external 1 µF capacitor and do not supply external circuitry.
29 DIO5_A2 bidirectional Digital or analog GPIO with analog capability (ADC channel 2).
30 DCDC passive Switching node of internal DC/DC converter; leave NC if unused.
31 VDDS power_in 1.71-V to 3.8-V analog supply.
32 DIO6_A1 bidirectional Digital or analog GPIO with analog capability (ADC channel 1 / AREF+).
33 DIO7_A0 bidirectional Digital or analog GPIO with analog capability (ADC channel 0 / AREF-).
34 VDDR power_in Internal supply from the internal DC/DC or LDO, trimmed to 1.5 V; connect an external 10 µF decoupling capacitor and tie to pin 1.
35 X48P passive 48-MHz crystal oscillator pin 1.
36 X48N passive 48-MHz crystal oscillator pin 2.
37 NC unconnected No connect.
38 VDDS power_in 1.71-V to 3.8-V analog supply.
39 ANT bidirectional 2.4 GHz TX and RX RF port, 50 ohm.
40 RFGND power_in RF ground.
41 EGP power_in Exposed ground pad, the only non-RF ground connection; requires good electrical connection to the PCB ground plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-40(5x5)
Category Embedded Processors & Controllers
Pins 41

CAD (KiCad official)

  • Symbol: CC2340R52E0RKPR
  • Footprint: Package_DFN_QFN:QFN-40-1EP_5x5mm_P0.4mm_EP3.6x3.6mm
  • 3D model: QFN-40(5x5) (KiCad packages3D, STEP)
  • 3D model files: cc2340r52e0rkpr-etched.step / cc2340r52e0rkpr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cc2340r52e0rkpr.step / cc2340r52e0rkpr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (69 pp, sha256 4c19122b59cb987a, retrieved 2026-10-03, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF