main
History Download
Ray Publish 0.1.0 cd7b38c 4h ago

CC1175RHBR

Texas Instruments · RF Transceiver ICs · VQFN-32-EP(5x5)

CC1175RHBR from Texas Instruments, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD_GUARD power_in Guard ring supply pin connected to VDD in the 2.0-3.6 V range.
2 RESET_N input Asynchronous, active-low digital reset input.
3 GPIO3 bidirectional General-purpose digital I/O.
4 GPIO2 bidirectional General-purpose digital I/O.
5 DVDD power_in 2.0-3.6 V supply to the internal digital regulator.
6 DCPL power_out Digital regulator output for connection to an external decoupling capacitor.
7 SI input SPI serial data input.
8 SCLK input SPI serial data clock input.
9 SO(GPIO1) bidirectional SPI serial data output, which doubles as general-purpose digital I/O GPIO1.
10 GPIO0 bidirectional General-purpose digital I/O.
11 CSn input Active-low SPI chip select input.
12 DVDD power_in Digital supply pin connected to VDD in the 2.0-3.6 V range.
13 AVDD_IF power_in Analog IF supply pin connected to VDD in the 2.0-3.6 V range.
14 RBIAS passive Analog pin for an external high-precision bias resistor.
15 AVDD_RF power_in Analog RF supply pin connected to VDD in the 2.0-3.6 V range.
16 N.C. unconnected Not connected.
17 PA output Single-ended analog TX output that requires a DC path to VDD.
18 N.C. unconnected Not connected.
19 GND1 power_in Analog ground.
20 GND0 power_in Analog ground.
21 DCPL_VCO power_out Pin for external decoupling of the VCO supply regulator.
22 AVDD_SYNTH1 power_in Synthesizer analog supply pin connected to VDD in the 2.0-3.6 V range.
23 LPF0 passive Analog pin for external loop filter components.
24 LPF1 passive Analog pin for external loop filter components.
25 AVDD_PFD_CHP power_in PFD and charge pump analog supply pin connected to VDD in the 2.0-3.6 V range.
26 DCPL_PFD_CHP power_out Pin for external decoupling of the PFD and CHP regulator.
27 AVDD_SYNTH2 power_in Synthesizer analog supply pin connected to VDD in the 2.0-3.6 V range.
28 AVDD_XOSC power_in Crystal oscillator analog supply pin connected to VDD in the 2.0-3.6 V range.
29 DCPL_XOSC power_out Pin for external decoupling of the XOSC supply regulator.
30 XOSC_Q1 passive Crystal oscillator pin 1, which must be grounded if a TCXO or other external clock on EXT_XOSC is used.
31 XOSC_Q2 passive Crystal oscillator pin 2, which must be left floating if a TCXO or other external clock on EXT_XOSC is used.
32 EXT_XOSC input External clock input, which must be grounded if a regular crystal is connected to XOSC_Q1 and XOSC_Q2.
33 GND power_in Exposed ground pad that must be connected to a solid ground plane.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-32-EP(5x5)
Category RF And Wireless
Pins 33

CAD (KiCad official)

  • Symbol: CC1175RHBR
  • Footprint: Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm
  • 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
  • 3D model files: cc1175rhbr-etched.step / cc1175rhbr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cc1175rhbr.step / cc1175rhbr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (31 pp, sha256 e8f4896128be30ca, retrieved 2026-11-05, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF