component

CBMG719AST6

Public Made by Adom

by adom

Corebai Microelectronics Power Management Specialized - PMIC, SOT-23-6. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower supply chipcbmg719ast6factory-2.0.0extractor-text

Verified CBMG719AST6

by Ray · last 31 Oct 2026 · 1 record · files match
SymbolFootprint3D modelPins

Verification log 1 record

31 Oct 2026RayPublished by the parts factory: tier lcsc, 6 pinsfiles match
SymbolFootprint3D modelPinsfor all variants
  • ✓component-page-verify: PASS
  • ✓cad_props: Datasheet, MPN and distributor properties match page.json
  • ✓component: CBMG719AST6 · SOT-23-6 · 6 pins
  • ✓copper: 6 copper pads, none touching another net
  • ✓datasheet: all 6 pin names found in the 11-page datasheet
  • •distributor (warn): no ['digikey', 'mouser'] number
  • ✓family: SOT-23-6
  • ✓files: 7 declared files present
  • ✓hero: docs/hero.png 4000x2500
  • ✓lbr: OK: /tmp/cpv-_guf3dfr/x.lbr is a valid EAGLE .lbr with complete deviceset
  • ✓license: CC-BY-SA-4.0
  • ✓models_3d: 2 records
  • •package_fit (skip): no component.package_dims on the page: the model is unchecked against the datasheet drawing
  • ✓pads: 6 pins = 6 pads
  • ✓pose: 2 STEP(s) Z-up, seated, centred
  • ✓symbol: 6 pins agree
  • ✓visibility: public, source open
Evidencedatasheet
Verified files✓ cbmg719ast6.kicad_sym✓ cbmg719ast6.kicad_mod✓ cbmg719ast6.step
Spot something wrong? Report it as an issue Propose a fix Records are signed by members of adom.
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray
viewers cbmg719ast6: viewers · Ray
cbmg719ast6-etched.glb Publish 0.1.0 · Ray
cbmg719ast6-etched.step cbmg719ast6: factory component page (tier=lcsc) · Ray
cbmg719ast6-hero.glb cbmg719ast6: hero GLB from the etched model (keeps the MPN mark) · Ray
cbmg719ast6-hero.overlay.json Publish 0.1.0 · Ray
cbmg719ast6.glb Publish 0.1.0 · Ray
cbmg719ast6.kicad_mod Publish 0.1.0 · Ray
cbmg719ast6.kicad_sym Publish 0.1.0 · Ray
cbmg719ast6.lbr Publish 0.1.0 · Ray
cbmg719ast6.step Publish 0.1.0 · Ray
package.json Publish 0.1.0 · Ray
page.json Set visibility: public · Ray
README.md Publish 0.1.0 · Ray
verification.json Verified: Published by the parts factory: tier lcsc, 6 pins · Ray

CBMG719AST6

Corebai Microelectronics · Power Management Specialized - PMIC · SOT-23-6

CBMG719AST6 from Corebai Microelectronics, in a SOT-23-6. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 IN input Digital switch control input; IN=0 turns S1 ON and S2 OFF, IN=1 turns S1 OFF and S2 ON, with VINH min 2.4 V and VINL max 0.8 V at VDD=5 V.
2 VDD power_in Positive supply pin, operating range 1.8 V to 5.5 V (absolute maximum -0.3 V to +7 V).
3 GND power_in Ground, 0 V.
4 S1 passive Source terminal that can be used as an input or output; connected to D when IN=0.
5 D passive Drain terminal that can be used as an input or output; continuous current limited to 30 mA.
6 S2 passive Source terminal that can be used as an input or output; connected to D when IN=1.

Key specifications

Parameter Value
Manufacturer Corebai Microelectronics
Package SOT-23-6
Category Power Supply Chip
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
On-resistance RON 2.5 7 Ω VDD=5V±10%, VS=0V to VDD, IS=-10mA 6
On-resistance match between channels ΔRON 0.1 0.4 Ω VDD=5V±10%, VS=0V to VDD, IS=-10mA 6
On-resistance flatness RFLAT(ON) 0.75 1.5 Ω VDD=5V±10%, VS=0V to VDD, IS=-10mA 6
Source off leakage IS (Off) -0.25 0.01 0.25 nA VDD=5.5V; VS=4.5V/1V, VD=1V/4.5V 6
Channel on leakage current ID, IS (On) -0.25 0.01 0.25 nA VS=VD=1V or VS=VD=4.5V 6
Input high voltage VINH 2.4 V VDD=5V±10% 6
Input low voltage VINL 0.8 V VDD=5V±10% 6
Turn-on time tON 7 12 ns RL=300Ω, CL=35pF, VS=3V; VDD=5V±10% 6
Turn-off time tOFF 3 6 ns RL=300Ω, CL=35pF, VS=3V; VDD=5V±10% 6
Break-before-make delay tD 1 8 ns RL=300Ω, CL=35pF, VS1=VS2=3V; VDD=5V±10% 6
Supply current IDD 0.001 1 μA VDD=5.5V, digital input=0V or 5.5V 7
On-resistance RON 6 12 Ω VDD=3V±10%, VS=0V to VDD, IS=-10mA 7
On-resistance match between channels ΔRON 0.1 0.4 Ω VDD=3V±10%, VS=0V to VDD, IS=-10mA 7
On-resistance flatness RFLAT(ON) 2.5 Ω VDD=3V±10%, VS=0V to VDD, IS=-10mA 7
Source off leakage current IS (Off) -0.25 0.01 0.25 nA VDD=3.3V; VS=3V/1V, VD=1V/3V 7
Channel on leakage current ID, IS (On) -0.25 0.01 0.25 nA VS=VD=1V or VS=VD=3V 7
Input high voltage VINH 2 V VDD=3V±10% 7
Input low voltage VINL 0.8 V VDD=3V±10% 7
Turn-on time tON 7 12 ns RL=300Ω, CL=35pF, VS=3V; VDD=3V±10% 7
Turn-off time tOFF 3 6 ns RL=300Ω, CL=35pF, VS=3V; VDD=3V±10% 7
Break-before-make delay tD 1 8 ns RL=300Ω, CL=35pF, VS1=VS2=3V; VDD=3V±10% 7
Supply current IDD 0.001 1 μA VDD=3.3V, digital input=0V or 3.3V 8
Supply voltage VDD 1.8 5.5 V Single supply 1
VDD to GND VDD -0.3 7 V 5
Analog signal input -0.3 V -0.3V to VDD+0.3V or 30mA, whichever occurs first 5
Peak current, S or D 100 mA Listed as leakage current, S or D 5
Continuous current, S or D 30 mA 5
Operating temperature range -40 125 °C 5
Storage temperature range -65 150 °C 5
Junction temperature TJ 150 °C 5
Power dissipation 282 mW SOT-23 package 5
Thermal resistance junction to ambient θJA 229.6 °C/W SOT-23 package 5
Thermal resistance junction to case θJC 91.99 °C/W SOT-23 package 5
Lead temperature, soldering 300 °C 10 sec 5
ESD 1 kV 5
Off isolation -67 dB RL=50Ω, CL=5pF, f=10MHz 6
Off isolation -87 dB RL=50Ω, CL=5pF, f=1MHz 6
Channel-to-channel crosstalk -62 dB RL=50Ω, CL=5pF, f=10MHz 6
Channel-to-channel crosstalk -68 dB RL=50Ω, CL=5pF, f=1MHz; VDD=5V±10% 6
-3 dB bandwidth 200 MHz RL=50Ω, CL=5pF 6
Input current IINL or IINH 0.005 μA VIN=VINL or VINH 6
CS capacitance (Off) CS (Off) 7 pF 6
CD, CS capacitance (On) CS (On) 27 pF 7

CAD (KiCad official)

  • Symbol: CBMG719AST6
  • Footprint: Package_TO_SOT_SMD:SOT-23-6
  • 3D model: SOT-23-6 (KiCad packages3D, STEP)
  • 3D model files: cbmg719ast6-etched.step / cbmg719ast6-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cbmg719ast6.step / cbmg719ast6.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Corebai Microelectronics datasheet (11 pp, sha256 2afeca87f9899295, retrieved 2026-10-31, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF