Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CBM812RST4

Corebai Microelectronics · Supervisor And Reset ICs · SOT-143-4

CBM812RST4 from Corebai Microelectronics, in a SOT-143-4. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 GND power_in Power supply ground, 0 V reference for the device.
2 RESET output For the CBM812 this is the active-high RESET output, held active while VCC is below the reset threshold and for 240 ms typical after VCC rises above it; the output current is limited to 20 mA absolute maximum.
3 MR input Manual reset input with debounce: inputs shorter than 100 ns are ignored, pulses longer than 10 µs reliably trigger reset, and the internal pull-up is 10 to 30 kΩ (20 kΩ typical), with input thresholds of 0.7VCC (high) and 0.25VCC (low).
4 VCC power_in Monitored supply voltage input (2.5 V, 3 V, 3.3 V or 5 V nominal), with an operating range of 1.0 V to 5.5 V and an absolute maximum of -0.3 V to +6 V.

Key specifications

Parameter Value
Manufacturer Corebai Microelectronics
Package SOT-143-4
Category Power Management (PMIC)
Pins 4

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply voltage 1 5.5 V 5
Supply current 8 15 μA 5
Reset threshold (CBM812R) 2.58 2.63 2.68 V TA = −40°C to +85°C 5
Reset threshold (CBM812R), second row 2.55 2.7 V TA = −40°C to +85°C 5
Minimum manual reset pulse width 10 μs 5
Fault immunity (manual reset input glitch rejection) 100 ns 5
Transmission delay to reset 0.5 μs 5
Manual reset pull-up resistor 10 20 30 kΩ 5
Power-on reset timeout (minimum) 140 ms Power-on reset 1
Reset output active time after VCC rises above threshold 240 ms After VCC rises above reset threshold 8
VCC terminal voltage (relative to GND) VCC -0.3 6 V Relative to GND 4
Input voltage range -0.3 V Maximum printed as VCC + 0.3 V 4
VCC input current 20 mA 4
MR input current 20 mA 4
RESET output current 20 mA 4
Power dissipation (SOT-143) 200 mW TA = 70°C 4
Storage temperature range -65 160 °C 4
Lead temperature (soldering, 10 s) 300 °C 10 s 4
Lead temperature (vapor phase, 60 s) 215 °C 60 s 4
Lead temperature (infrared, 15 s) 220 °C 15 s 4
ESD rating 3 kV 4
Operating temperature range -40 85 °C 4
Thermal resistance junction-to-ambient θJA θJA 330 °C/W 4
Power derating above 70°C 4 mW/°C Above TA = 70°C 4

CAD (KiCad official)

  • Symbol: CBM812RST4
  • Footprint: Package_TO_SOT_SMD:SOT-143
  • 3D model: SOT-143-4 (KiCad packages3D, STEP)
  • 3D model files: cbm812rst4-etched.step / cbm812rst4-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cbm812rst4.step / cbm812rst4.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Corebai Microelectronics datasheet (10 pp, sha256 7a70bc1e0b5ef6fe, retrieved 2026-10-20, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF