component
CBM809TST3
Public Made by Adomby adom
Corebai Microelectronics Monitors & Reset Circuits, SOT-23-3. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
fcbce7c
CBM809TST3
Corebai Microelectronics · Monitors & Reset Circuits · SOT-23-3
CBM809TST3 from Corebai Microelectronics, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference: all signals are referenced to ground (0 V). |
| 2 | RESET | output | Push-pull active-low reset output (CBM809X) that is held low while VCC is below the reset threshold and for 240 ms typical after VCC rises above it; the overbar is lost in the text extraction and is inferred from the table's 'RESET 逻辑低输出' (logic-low output) label. |
| 3 | VCC | power_in | Monitored supply voltage; the device operates from 1.0 V to 5.5 V and the CBM809T reset threshold is 3.08 V typical (3.04 V to 3.11 V). |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Corebai Microelectronics |
| Package | SOT-23-3 |
| Category | Power Management ICs |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VCC | 1 | 5.5 | V | 4 | ||
| Supply current | ICC | 17 | 30 | μA | VCC < 3.6V, CBM8XXR/S/T/Z | 4 | |
| Reset threshold CBM809T | VRST | 3.04 | 3.08 | 3.11 | V | CBM803T/CBM809T/CBM810T | 4 |
| Reset pulse width | 140 | 240 | 460 | ms | 4 | ||
| RESET output low voltage | VOL | 0.3 | V | VCC = VTH min, ISINK = 1.2 mA, CBM809R/S/T/Z | 4 | ||
| Supply voltage (absolute maximum) | VCC | -0.3 | 6 | V | TA = 25°C | 5 | |
| RESET (push-pull) voltage (absolute maximum) | RESET | -0.3 | V | upper limit VCC+0.5 V; TA = 25°C | 5 | ||
| Input current (VCC) | 20 | mA | TA = 25°C | 5 | |||
| Output current (RESET) | 20 | mA | TA = 25°C | 5 | |||
| VCC rise rate | 100 | V/μs | TA = 25°C | 5 | |||
| Lead temperature (soldering, 10 sec) | 300 | °C | 5 | ||||
| Storage temperature range | -65 | 150 | °C | 5 | |||
| Operating temperature range | -40 | 85 | °C | CBM809TST3 ordering table | 12 | ||
| Thermal resistance junction-to-ambient | θJA | 270 | °C/W | SOT-23 | 5 |
CAD (land: KiCad; 3D: generated from the datasheet)
- Symbol:
CBM809TST3 - Footprint:
Package_TO_SOT_SMD:SOT-23-3 - 3D model: SOT-23-3, generated on the KiCad land (body 1.3 x 2.92 mm, terminals on the pads, 1.0050000000000001 mm tall, datasheet A, midpoint of min and max). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
- 3D model files:
cbm809tst3-etched.step/cbm809tst3-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cbm809tst3.step/cbm809tst3.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Corebai Microelectronics datasheet (13 pp, sha256
185a6d7df019adba, retrieved 2026-11-13, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).
# CBM809TST3
**Corebai Microelectronics** · Monitors & Reset Circuits · SOT-23-3
CBM809TST3 from Corebai Microelectronics, in a SOT-23-3. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground reference: all signals are referenced to ground (0 V). |
| 2 | RESET | output | Push-pull active-low reset output (CBM809X) that is held low while VCC is below the reset threshold and for 240 ms typical after VCC rises above it; the overbar is lost in the text extraction and is inferred from the table's 'RESET 逻辑低输出' (logic-low output) label. |
| 3 | VCC | power_in | Monitored supply voltage; the device operates from 1.0 V to 5.5 V and the CBM809T reset threshold is 3.08 V typical (3.04 V to 3.11 V). |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Corebai Microelectronics |
| Package | SOT-23-3 |
| Category | Power Management ICs |
| Pins | 3 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Supply voltage range | VCC | 1 | | 5.5 | V | | 4 |
| Supply current | ICC | | 17 | 30 | μA | VCC < 3.6V, CBM8XXR/S/T/Z | 4 |
| Reset threshold CBM809T | VRST | 3.04 | 3.08 | 3.11 | V | CBM803T/CBM809T/CBM810T | 4 |
| Reset pulse width | | 140 | 240 | 460 | ms | | 4 |
| RESET output low voltage | VOL | | | 0.3 | V | VCC = VTH min, ISINK = 1.2 mA, CBM809R/S/T/Z | 4 |
| Supply voltage (absolute maximum) | VCC | -0.3 | | 6 | V | TA = 25°C | 5 |
| RESET (push-pull) voltage (absolute maximum) | RESET | -0.3 | | | V | upper limit VCC+0.5 V; TA = 25°C | 5 |
| Input current (VCC) | | | | 20 | mA | TA = 25°C | 5 |
| Output current (RESET) | | | | 20 | mA | TA = 25°C | 5 |
| VCC rise rate | | | | 100 | V/μs | TA = 25°C | 5 |
| Lead temperature (soldering, 10 sec) | | | | 300 | °C | | 5 |
| Storage temperature range | | -65 | | 150 | °C | | 5 |
| Operating temperature range | | -40 | | 85 | °C | CBM809TST3 ordering table | 12 |
| Thermal resistance junction-to-ambient | θJA | | 270 | | °C/W | SOT-23 | 5 |
## CAD (land: KiCad; 3D: generated from the datasheet)
- Symbol: `CBM809TST3`
- Footprint: `Package_TO_SOT_SMD:SOT-23-3`
- 3D model: SOT-23-3, generated on the KiCad land (body 1.3 x 2.92 mm, terminals on the pads, 1.0050000000000001 mm tall, datasheet A, midpoint of min and max). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
- 3D model files: `cbm809tst3-etched.step` / `cbm809tst3-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `cbm809tst3.step` / `cbm809tst3.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Corebai Microelectronics datasheet](docs/cbm809tst3-datasheet.pdf) (13 pp, sha256 `185a6d7df019adba`, retrieved 2026-11-13, tier: lcsc)
- **Datasheet language:** Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).
[Datasheet PDF](docs/cbm809tst3-datasheet.pdf)