← Commit history

cbm708ras8: factory component page (tier=lcsc)

Ray ·4cc4b5b29a · ·parent 5fe91ec
1 file changed +122−8
page.json+122−8
@@ -1,13 +1,132 @@ {+  "schema_version": 1,+  "type": "component",   "slug": "cbm708ras8",+  "title": "CBM708RAS8",+  "brief": "Corebai Microelectronics Supervisor and Reset ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",   "version": "0.1.0",-  "type": "component",-  "description": "Corebai Microelectronics Supervisor and Reset ICs, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "license": "CC-BY-SA-4.0",   "tags": [     "component",     "pmic",     "cbm708ras8"   ],+  "component": {+    "mpn": "CBM708RAS8",+    "manufacturer": "Corebai Microelectronics",+    "package": "SOIC-8",+    "pin_count": 8,+    "category": "PMIC",+    "subcategory": "Supervisor and Reset ICs",+    "datasheet": "https://datasheet.lcsc.com/datasheet/pdf/174ababe909bb0700d21d4e356850df8.pdf",+    "parts": {+      "symbol": "cbm708ras8.kicad_sym",+      "footprint": "cbm708ras8.kicad_mod",+      "model_3d": "cbm708ras8.glb",+      "model_3d_step": "cbm708ras8.step",+      "lbr": "cbm708ras8.lbr"+    },+    "distributor_links": {},+    "pins": [+      {+        "number": "1",+        "name": "MR",+        "type": "input",+        "description": "Manual Reset Input (active low, overline MR). Taking this pin below 0.6 V generates a RESET/RESET pulse. Internally debounced with a 70 \u00b5A pull-up (25-250 \u00b5A), so the pin may be left floating or driven by a switch, TTL, or CMOS logic."+      },+      {+        "number": "2",+        "name": "VCC",+        "type": "power_in",+        "description": "Power Supply Input. Operating range 2.70-5.5 V for the 708R variant (absolute max \u22120.3 to +6 V). Place a 0.1 \u00b5F decoupling capacitor between VCC and GND. Quiescent supply current ~100 \u00b5A typ."+      },+      {+        "number": "3",+        "name": "GND",+        "type": "power_in",+        "description": "Ground reference for all signals (0 V)."+      },+      {+        "number": "4",+        "name": "PFI",+        "type": "input",+        "description": "Power-Fail Input. Noninverting input to the internal 1.25 V power-fail comparator. When PFI drops below 1.25 V (typ), PFO goes low. Input current \u00b125 nA max. If unused, tie PFI to GND."+      },+      {+        "number": "5",+        "name": "PFO",+        "type": "output",+        "description": "Power-Fail Output (active low, overline PFO). Open push-pull output from the 1.25 V comparator; goes low whenever PFI < 1.25 V. VOH \u2265 0.8\u00d7VCC (ISOURCE = 500 \u00b5A), VOL \u2264 0.3 V (ISINK = 1.2 mA)."+      },+      {+        "number": "6",+        "name": "NC",+        "type": "unconnected",+        "description": "No Connect. Not internally bonded; leave floating or tie to GND. (Replaces the WDI watchdog input found on the CBM706x parts.)"+      },+      {+        "number": "7",+        "name": "RESET",+        "type": "output",+        "description": "Active-low Reset Output (overline RESET). Asserts low for 200 ms (typ) whenever VCC drops below the 2.63 V reset threshold or MR is pulled low; remains low until 200 ms after VCC recovers and MR is released. Guaranteed valid with VCC as low as 1 V. VOH \u2265 0.8\u00d7VCC @ ISOURCE = 500 \u00b5A; VOL \u2264 0.3 V @ ISINK = 500 \u00b5A."+      },+      {+        "number": "8",+        "name": "RESET",+        "type": "output",+        "description": "Active-high Reset Output (non-inverted). Logical inverse of pin 7's RESET, suitable for systems needing an active-high reset. Same drive levels as the active-low RESET output."+      }+    ],+    "provenance": {+      "extractor": "ds2sf",+      "datasheet": {+        "url": "https://datasheet.lcsc.com/datasheet/pdf/174ababe909bb0700d21d4e356850df8.pdf",+        "pages": 19,+        "sha256": "c45131be953a4993",+        "source_tier": "lcsc"+      },+      "cad": "KiCad official (CC-BY-SA 4.0)",+      "pins": {+        "total": 8,+        "described": 8,+        "cites_pages": true,+        "refuses_to_fabricate": true+      }+    },+    "viewers": {+      "symbol": "viewers/symbol.html",+      "footprint": "viewers/footprint.html"+    }+  },+  "metadata": {+    "specs": {+      "Manufacturer": "Corebai Microelectronics",+      "Package": "SOIC-8",+      "Category": "PMIC",+      "Pins": "8"+    }+  },+  "variants": [+    {+      "mpn": "CBM708RAS8",+      "kind": "packaging"+    }+  ],+  "sections": [+    "hero",+    "viewers",+    "readme",+    "breadcrumbs",+    "info"+  ],+  "discovery_triggers": [+    "cbm708ras8"+  ],+  "discovery_pitch": "CBM708RAS8 (Corebai Microelectronics) component page with datasheet-verified CAD.",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  },   "dependencies": {},   "hero": {     "type": "image",@@ -25,10 +144,5 @@     "docs/cbm708ras8-datasheet.pdf",     "viewers/symbol.html",     "viewers/footprint.html"-  ],-  "visibility": "public",-  "author": {-    "name": "Ray",-    "email": "[email protected]"-  }+  ] }\ No newline at end of file