Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

CBM6004AS14

Corebai Microelectronics · Low Noise Amplifiers (LNA) - RF · SOP-14

CBM6004AS14 from Corebai Microelectronics, in a SOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OUTA output Output of amplifier A; rail-to-rail swing, within 5mV of rail at RL=100kΩ, 60mA min source/sink current.
2 INA- input Inverting input of amplifier A; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
3 INA+ input Non-inverting input of amplifier A; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
4 VDD power_in Positive supply voltage; operating range 1.8V to 6V, absolute maximum VDD to VSS = 7.5V; bypass with 0.1µF ceramic capacitor close to pin.
5 INB+ input Non-inverting input of amplifier B; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
6 INB- input Inverting input of amplifier B; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
7 OUTB output Output of amplifier B; rail-to-rail swing, within 5mV of rail at RL=100kΩ, 60mA min source/sink current.
8 OUTC output Output of amplifier C; rail-to-rail swing, within 5mV of rail at RL=100kΩ, 60mA min source/sink current.
9 INC- input Inverting input of amplifier C; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
10 INC+ input Non-inverting input of amplifier C; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
11 VSS power_in Negative supply / ground reference; absolute maximum analog input voltage VSS−0.5V to VDD+0.5V; bypass to VDD with 0.1µF ceramic capacitor in dual-supply operation.
12 IND+ input Non-inverting input of amplifier D; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
13 IND- input Inverting input of amplifier D; input range VSS−0.1V to VDD+0.1V, input bias current 1pA typ, offset voltage 3.5mV max.
14 OUTD output Output of amplifier D; rail-to-rail swing, within 5mV of rail at RL=100kΩ, 60mA min source/sink current.

Key specifications

Parameter Value
Manufacturer Corebai Microelectronics
Package SOP-14
Category RF And Wireless
Pins 14

CAD (KiCad official)

  • Symbol: CBM6004AS14
  • Footprint: Package_SO:SOIC-14_3.9x8.7mm_P1.27mm
  • 3D model: SOP-14 (KiCad packages3D, STEP)
  • 3D model files: cbm6004as14-etched.step / cbm6004as14-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cbm6004as14.step / cbm6004as14.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Corebai Microelectronics datasheet (18 pp, sha256 35c209e7eaa6de70, retrieved 2026-09-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-sonnet-4-6 (text+vision), consensus claude-opus-4-7 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF