component
CBM6002AS8
Public Made by Adomby adom
Corebai Microelectronics Low Noise Amplifiers (LNA) - RF, SOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownCBM6002AS8
Corebai Microelectronics · Low Noise Amplifiers (LNA) - RF · SOP-8
CBM6002AS8 from Corebai Microelectronics, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OUTA | output | Output of amplifier A; rail-to-rail swing to within 5mV of supply rail at RL=100kΩ, 60mV at RL=10kΩ; source/sink current 60mA min at VS=5V. |
| 2 | INA- | input | Inverting input of amplifier A; input bias current 1pA typ, common-mode range VSS−0.1V to VDD+0.1V. |
| 3 | INA+ | input | Non-inverting input of amplifier A; input bias current 1pA typ, common-mode range VSS−0.1V to VDD+0.1V. |
| 4 | VSS | power_in | Negative supply / ground rail; single-supply ground or negative rail of dual supply (±0.9V to ±3V); bypass to VDD with 0.1µF ceramic capacitor close to pin. |
| 5 | INB+ | input | Non-inverting input of amplifier B; input bias current 1pA typ, common-mode range VSS−0.1V to VDD+0.1V. |
| 6 | INB- | input | Inverting input of amplifier B; input bias current 1pA typ, common-mode range VSS−0.1V to VDD+0.1V. |
| 7 | OUTB | output | Output of amplifier B; rail-to-rail swing to within 5mV of supply rail at RL=100kΩ, 60mV at RL=10kΩ; source/sink current 60mA min at VS=5V. |
| 8 | VDD | power_in | Positive supply; operating range 1.8V to 6V single supply (absolute max 7.5V); bypass with 0.1µF ceramic capacitor placed close to pin. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Corebai Microelectronics |
| Package | SOP-8 |
| Category | RF And Wireless |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
CBM6002AS8 - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOP-8 (KiCad packages3D, STEP)
- 3D model files:
cbm6002as8-etched.step/cbm6002as8-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);cbm6002as8.step/cbm6002as8.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Corebai Microelectronics datasheet (18 pp, sha256
35c209e7eaa6de70, retrieved 2026-09-22, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-sonnet-4-6(text+vision), consensusclaude-opus-4-7(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).