component

CBM485AS8

Public Made by Adom

by adom

Corebai Microelectronics RS-485 / RS-422 ICs, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentinterfacecbm485as8factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers cbm485as8: viewers · Ray 17d ago
cbm485as8-etched.glb Publish 0.1.0 · Ray 17d ago
cbm485as8-etched.step cbm485as8: factory component page (tier=lcsc) · Ray 17d ago
cbm485as8-hero.glb cbm485as8: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
cbm485as8-hero.overlay.json Publish 0.1.0 · Ray 17d ago
cbm485as8.glb Publish 0.1.0 · Ray 17d ago
cbm485as8.kicad_mod Publish 0.1.0 · Ray 17d ago
cbm485as8.kicad_sym Publish 0.1.0 · Ray 17d ago
cbm485as8.lbr Publish 0.1.0 · Ray 17d ago
cbm485as8.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

CBM485AS8

Corebai Microelectronics · RS-485 / RS-422 ICs · SOIC-8

CBM485AS8 from Corebai Microelectronics, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output, three-state, driven high when A-B is above the threshold or the inputs are open, with VOH of at least 3.5V at IO = -4mA and VOL of at most 0.4V at IO = 4mA.
2 RE input Receiver output enable, active low (RO is enabled when RE = 0 and high-impedance when RE = 1), with input high threshold of at least 2.0V and input low threshold of at most 0.8V.
3 DE input Driver output enable, active high (driver outputs are enabled when DE = 1 and high-impedance when DE = 0), with input high threshold of at least 2.0V and input low threshold of at most 0.8V.
4 DI input Driver input, where a low on DI with DE high drives the non-inverting output low and the inverting output high, with input voltage limited to -0.5V to VCC+0.5V.
5 GND power_in Ground, the reference for all device voltages.
6 A bidirectional Non-inverting RS-485 receiver input and driver output, rated -8V to +12.5V with common-mode range -7V to +12V.
7 B bidirectional Inverting RS-485 receiver input and driver output, rated -8V to +12.5V with common-mode range -7V to +12V.
8 VCC power_in Positive supply, operating from a single 5V ±5% supply with an absolute maximum of 12V.

Key specifications

Parameter Value
Manufacturer Corebai Microelectronics
Package SOIC-8
Category Interface
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (VCC) VCC 12 V 2
Control Input Voltage -0.5 V Upper limit printed as (VCC + 0.5V), not a fixed number 2
Driver Input Voltage (DI) -0.5 V Upper limit printed as (VCC + 0.5V), not a fixed number 2
Driver Output Voltage (A, B) -8 12.5 V 2
Receiver Input Voltage (A, B) -8 12.5 V 2
Receiver Output Voltage (RO) -0.5 V Upper limit printed as (VCC + 0.5V), not a fixed number 2
Operating Temperature Range TA -40 85 ℃ 2
Storage Temperature Range TSTG -65 160 ℃ 2
Lead Temperature (soldering, 10 sec) 300 ℃ Soldering, 10 sec 2
Continuous Power Dissipation, 8-Pin SOP PD 471 mW TA = +70℃; derate 5.88 mW/℃ above +70℃ 2
Supply voltage tolerance (test condition) VCC -5 5 % VCC = 5V ±5%, TA = TMIN to TMAX (table header) 3
Differential Driver Output (no load) VOD1 5 V 3
Differential Driver Output (with load, RS-422) VOD2 2 V R = 50Ω (RS-422) 3
Differential Driver Output (with load, RS-485) VOD2 1.5 5 V R = 27Ω (RS-485), Figure 1 3
Change in Magnitude of Driver Differential Output Voltage for Complementary Output States ∆VOD 0.2 V R = 27Ω or 50Ω, Figure 1 3
Driver Common-Mode Output Voltage VOC 3 V R = 27Ω or 50Ω, Figure 1 3
Change in Magnitude of Driver Common-Mode Output Voltage for Complementary Output States ∆VOC 0.2 V R = 27Ω or 50Ω, Figure 1 3
Input High Voltage VIH 2 V DE, DI, RE 3
Input Low Voltage VIL 0.8 V DE, DI, RE 3
Input Current IIN1 -2 2 μA DE, DI, RE 3
Input Current (A, B) IIN2 1 mA DE = 0V; VCC = 0V or 5.25V; VIN = 12V 3
Input Current (A, B) IIN2 -0.8 mA DE = 0V; VCC = 0V or 5.25V; VIN = -7V 3
Receiver Differential Threshold Voltage VTH -0.2 0.2 V -7V ≤ VCM ≤ 12V 3
Receiver Input Hysteresis ∆VTH 70 mV VCM = 0V 3
Receiver Output High Voltage VOH 3.5 V IO = -4mA, VID = 200mV 3
Receiver Output Low Voltage VOL 0.4 V IO = 4mA, VID = -200mV 3
Three-State (high impedance) Output Current at Receiver IOZR -1 1 μA 0.4V ≤ VO ≤ 2.4V 3
Receiver Input Resistance RIN 12 kΩ -7V ≤ VCM ≤ 12V 3
No-Load Supply Current (Note 3) ICC 500 900 μA DE = VCC 3
No-Load Supply Current (Note 3) ICC 300 500 μA RE = 0V or VCC; DE = 0V 3
Driver Short-Circuit Current, VO = High IOSD1 35 250 mA -7V ≤ VO ≤ 12V (Note 4); VO = High 3
Driver Short-Circuit Current, VO = Low IOSD2 35 250 mA -7V ≤ VO ≤ 12V (Note 4); VO = Low 3
Receiver Short-Circuit Current IOSR 7 95 mA 0V ≤ VO ≤ VCC 3
ESD Protection (Human Body Model) 15 kV A, B, Y and Z pins, tested using Human Body Model 3
Driver Input to Output (tPLH) tPLH 10 55 60 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Driver Input to Output (tPHL) tPHL 10 55 60 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Driver Output Skew to Output tSKEW 5 10 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Driver Enable to Output High tZH 40 70 ns CL = 100pF, S2 closed 4
Driver Enable to Output Low tZL 40 70 ns CL = 100pF, S1 closed 4
Driver Disable Time from Low tLZ 40 70 ns CL = 15pF, S1 closed 4
Driver Disable Time from High tHZ 40 70 ns CL = 15pF, S2 closed 4
Receiver Input to Output (tPLH) tPLH 20 60 100 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Receiver Input to Output (tPHL) tPHL 20 60 100 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Differential Receiver Skew tSKD 5 10 ns RDIFF = 54, CL1 = CL2 = 100pF 4
Receiver Enable to Output Low tZL 30 50 ns RL = 15pF, S1 closed 4
Receiver Enable to Output High tZH 30 50 ns CRL = 15pF, S2 closed 4
Receiver Disable Time from Low tLZ 30 50 ns CRL = 15pF, S1 closed 4
Receiver Disable Time from High tHZ 30 50 ns CRL = 15pF, S2 closed 4
Maximum Data Rate fMAX 2.5 10 20 Mbps 4

CAD (KiCad official)

  • Symbol: CBM485AS8
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: cbm485as8-etched.step / cbm485as8-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cbm485as8.step / cbm485as8.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Corebai Microelectronics datasheet (11 pp, sha256 87251a449412e9b0, retrieved 2026-10-18, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF