← Commit history

Initial commit: component/cat24c512wi-gt3

Ray ·e1bb68bcf9 ·
2 files changed +90
README.mdadded+56
@@ -0,0 +1,56 @@+# CAT24C512WI-GT3++**onsemi** · EEPROM · SOIC-8++CAT24C512WI-GT3 from onsemi, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.++## Pinout++| Pin | Name | Type | Function |+|---|---|---|---|+| 1 | A0 | input | Device address input bit 0. Combined with A1 and A2 to select one of eight devices on the same I2C bus. Internally pulled down to GND; drive HIGH to set the address bit. Input current up to 75 uA at VCC = 5.5 V. |+| 2 | A1 | input | Device address input bit 1. Combined with A0 and A2 to select one of eight devices on the same I2C bus. Internally pulled down to GND. |+| 3 | A2 | input | Device address input bit 2. Combined with A0 and A1 to select one of eight devices on the same I2C bus. Internally pulled down to GND. |+| 4 | VSS | power_in | Ground reference for the device. |+| 5 | SDA | bidirectional | I2C Serial Data I/O pin. Open-drain output; requires an external pull-up resistor to VCC. Data is acquired on the rising edge of SCL and delivered on the falling edge. Pin capacitance up to 8 pF. |+| 6 | SCL | input | I2C Serial Clock input generated by the bus master. Supports Standard (100 kHz), Fast (400 kHz) and Fast-Plus (1 MHz) modes. Schmitt-trigger input with noise suppression filter. |+| 7 | WP | input | Write Protect input. When held HIGH, all write operations to the memory array are inhibited (hardware write protection for the entire memory). Internally pulled down to GND; leave floating or tie LOW to permit writes. |+| 8 | VCC | power_in | Positive supply voltage input. Operating range 1.8 V to 5.5 V. Absolute maximum 6.5 V. |++## Key specifications++| Parameter | Value |+|---|---|+| Manufacturer | onsemi |+| Package | SOIC-8 |+| Category | Memory |+| Pins | 8 |++## Ordering variants++- `CAT24C512WI-GT3WI-GT3`+- `CAT24C512WI-GT3WI-T3`+- `CAT24C512WI-GT3XI-GT3`+- `CAT24C512WI-GT3XI-T3`+- `CAT24C512WI-GT3LI`+- `CAT24C512WI-GT3YI-GT3`+- `CAT24C512WI-GT3YI-T3`+- `CAT24C512WI-GT3ZI-GT3`+- `CAT24C512WI-GT3HU5I-GT3`+- `CAT24C512WI-GT3C8A`++## CAD (KiCad official)++- Symbol: `CAT24C512WI-GT3`+- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`+- 3D model: SOIC-8 (KiCad packages3D, STEP)++## Provenance++Data extracted from the manufacturer datasheet, not a distributor listing:++- **Datasheet:** [onsemi datasheet](https://www.onsemi.com/pdf/datasheet/cat24c512wi-gt3-d.pdf) (17 pp, sha256 `174dee97153cad86`, retrieved 2026-08-17, tier: manufacturer)+- **Extractor:** `ds2sf` (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.+- **CAD:** KiCad official libraries (CC-BY-SA 4.0).++[Datasheet PDF](docs/cat24c512wi-gt3-datasheet.pdf)
page.jsonadded+34
@@ -0,0 +1,34 @@+{+  "slug": "cat24c512wi-gt3",+  "version": "0.1.0",+  "type": "component",+  "description": "onsemi EEPROM, SOIC-8. Datasheet-verified pinout, KiCad symbol/footprint/3D.",+  "tags": [+    "component",+    "memory",+    "cat24c512wi-gt3"+  ],+  "dependencies": {},+  "hero": {+    "type": "image",+    "path": "docs/hero.png"+  },+  "files": [+    "page.json",+    "README.md",+    "cat24c512wi-gt3.kicad_sym",+    "cat24c512wi-gt3.kicad_mod",+    "cat24c512wi-gt3.glb",+    "cat24c512wi-gt3.step",+    "cat24c512wi-gt3.lbr",+    "docs/hero.png",+    "docs/cat24c512wi-gt3-datasheet.pdf",+    "viewers/symbol.html",+    "viewers/footprint.html"+  ],+  "visibility": "public",+  "author": {+    "name": "Ray",+    "email": "[email protected]"+  }+}\ No newline at end of file