main
Ray Publish 0.1.0 c882e1a 6h ago

CAT24C04YI-GT3

onsemi · EEPROM · TSSOP-8

CAT24C04YI-GT3 from onsemi, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connect on the CAT24C04 (this position is address input A0 on the CAT24C02).
2 A1 input Device address input that sets the device address when cascading multiple devices; pulled LOW internally when not driven.
3 A2 input Device address input that sets the device address when cascading multiple devices; pulled LOW internally when not driven.
4 VSS power_in Ground.
5 SDA bidirectional Serial data I/O pin that receives input data and transmits stored data; open drain in transmit mode, VIH up to 5.5 V.
6 SCL input Serial clock input that accepts the clock generated by the master; has a Schmitt trigger and noise suppression filter.
7 WP input Write protect input that inhibits all write operations when pulled HIGH; pulled LOW internally when not driven.
8 VCC power_in Power supply, 1.7 V to 5.5 V.

Key specifications

Parameter Value
Manufacturer onsemi
Package TSSOP-8
Category Memory
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Read current ICCR 1 mA Read, fSCL = 400 kHz 3
Write current ICCW 2 mA Write, fSCL = 400 kHz 3
Standby current ISB 1 uA All I/O pins at GND or VCC; TA = -40 to +85 °C; VCC ≤ 3.3 V 3
Standby current ISB 3 uA All I/O pins at GND or VCC; TA = -40 to +85 °C; VCC > 3.3 V 3
Standby current ISB 5 uA All I/O pins at GND or VCC; TA = -40 to +125 °C 3
I/O pin leakage IL 2 uA Pin at GND or VCC 3
Input low voltage VIL -0.5 V 3
Input high voltage (SCL, SDA) VIH 5.5 V SCL and SDA 3
Output low voltage VOL 0.4 V VCC > 2.5 V, IOL = 3 mA 3
Output low voltage VOL 0.2 V VCC < 2.5 V, IOL = 1 mA 3
SDA pin capacitance CIN 8 pF VIN = 0 V, f = 1.0 MHz, VCC = 5.0 V 4
Other pins capacitance CIN 6 pF VIN = 0 V, f = 1.0 MHz, VCC = 5.0 V 4
WP input current IWP 130 uA VIN < VIH, VCC = 5.5 V 4
WP input current IWP 120 uA VIN < VIH, VCC = 3.3 V 4
WP input current IWP 80 uA VIN < VIH, VCC = 1.7 V 4
WP input current IWP 2 uA VIN > VIH 4
Address input current (A0, A1, A2) IA 50 uA VIN < VIH, VCC = 5.5 V (Product Rev K) 4
Address input current (A0, A1, A2) IA 35 uA VIN < VIH, VCC = 3.3 V (Product Rev K) 4
Address input current (A0, A1, A2) IA 25 uA VIN < VIH, VCC = 1.7 V (Product Rev K) 4
Address input current (A0, A1, A2) IA 2 uA VIN > VIH (Product Rev K) 4
Clock frequency, standard mode FSCL 100 kHz Standard mode 4
Clock frequency, fast mode FSCL 400 kHz Fast mode 4
START condition hold time tHD:STA 4 us Standard mode 4
START condition hold time tHD:STA 0.6 us Fast mode 4
Low period of SCL clock tLOW 4.7 us Standard mode 4
Low period of SCL clock tLOW 1.3 us Fast mode 4
High period of SCL clock tHIGH 4 us Standard mode 4
High period of SCL clock tHIGH 0.6 us Fast mode 4
START condition setup time tSU:STA 4.7 us Standard mode 4
START condition setup time tSU:STA 0.6 us Fast mode 4
Data in hold time tHD:DAT 0 us Standard mode 4
Data in setup time tSU:DAT 250 ns Standard mode 4
Data in setup time tSU:DAT 100 ns Fast mode 4
SDA and SCL rise time tR 1000 ns Standard mode 4
SDA and SCL rise time tR 300 ns Fast mode 4
SDA and SCL fall time tF 300 ns Standard mode 4
STOP condition setup time tSU:STO 4 us Standard mode 4
STOP condition setup time tSU:STO 0.6 us Fast mode 4
Bus free time between STOP and START tBUF 4.7 us Standard mode 4
Bus free time between STOP and START tBUF 1.3 us Fast mode 4
SCL low to data out valid tAA 3.5 us Standard mode 4
SCL low to data out valid tAA 0.9 us Fast mode 4
Data out hold time tDH 100 ns Standard mode 4
Noise pulse filtered at SCL and SDA inputs Ti 100 ns Standard mode 4
WP setup time tSU:WP 0 us Standard mode 4
WP hold time tHD:WP 2.5 us Standard mode 4
Write cycle time tWR 5 ms 4
Power-up to ready mode tPU 1 ms Tested initially and after a design or process change 4
Storage temperature -65 150 °C 3
Voltage on any pin with respect to ground -0.5 6.5 V Note 1 3
Supply voltage range VCC 1.7 5.5 V Industrial range, TA -40 to +85 °C (Features list) 1
Operating temperature (industrial) TA -40 85 °C Industrial range (ordering note 9) 18

CAD (KiCad official)

  • Symbol: CAT24C04YI-GT3
  • Footprint: Package_SO:TSSOP-8_4.4x3mm_P0.65mm
  • 3D model: TSSOP-8 (KiCad packages3D, STEP)
  • 3D model files: cat24c04yi-gt3-etched.step / cat24c04yi-gt3-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cat24c04yi-gt3.step / cat24c04yi-gt3.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: onsemi datasheet (19 pp, sha256 3beda9ed08ec833e, retrieved 2026-11-06, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF