component

CAHC1G04QDCKRG4Q1

Public Made by Adom

by adom

Texas Instruments Inverters, SC-70-5. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentlogiccahc1g04qdckrg4q1factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs cahc1g04qdckrg4q1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers cahc1g04qdckrg4q1: viewers · Ray
cahc1g04qdckrg4q1-etched.fit.json cahc1g04qdckrg4q1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cahc1g04qdckrg4q1-etched.glb cahc1g04qdckrg4q1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cahc1g04qdckrg4q1-etched.step cahc1g04qdckrg4q1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
cahc1g04qdckrg4q1.glb Publish 0.1.0 · Ray
cahc1g04qdckrg4q1.kicad_mod Publish 0.1.0 · Ray
cahc1g04qdckrg4q1.kicad_sym Publish 0.1.0 · Ray
cahc1g04qdckrg4q1.lbr Publish 0.1.0 · Ray
cahc1g04qdckrg4q1.step Publish 0.1.0 · Ray
package.json cahc1g04qdckrg4q1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
page.json cahc1g04qdckrg4q1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray
README.md Initial commit: component/cahc1g04qdckrg4q1 · Ray

CAHC1G04QDCKRG4Q1

Texas Instruments · Inverters · SC-70-5

CAHC1G04QDCKRG4Q1 from Texas Instruments, in a SC-70-5. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 NC unconnected No connection pin.
2 A input Input pin with Schmitt-trigger action accepting recommended operating voltages from 0V to 5.5V with no signal transition rate requirement.
3 GND power_in Ground pin capable of sinking 50mA continuous current.
4 Y output Output pin delivering inverted logic with ±25mA continuous drive current at supply voltages from 2V to 5.5V.
5 VCC power_in Power supply pin from 2V to 5.5V capable of sourcing 50mA continuous current.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package SC-70-5
Category Logic
Pins 5

CAD (KiCad official)

  • Symbol: CAHC1G04QDCKRG4Q1
  • Footprint: Package_TO_SOT_SMD:SOT-353_SC-70-5
  • 3D model: SC-70-5 (KiCad packages3D, STEP)
  • 3D model files: cahc1g04qdckrg4q1-etched.step / cahc1g04qdckrg4q1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); cahc1g04qdckrg4q1.step / cahc1g04qdckrg4q1.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (25 pp, sha256 733bc421b8ccfb4d, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF