Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CA5420AMZ

RENESAS · Pre-ordered Chips · SOIC-8

CA5420AMZ from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 OFFSET NULL passive Input offset voltage null terminal, used with an external potentiometer in applications requiring offset nulling.
2 INV. INPUT input Inverting input of the PMOS-input op amp with input current typically 1pA and common-mode range down to 0.45V below V-.
3 NON-INV. INPUT input Non-inverting input of the PMOS-input op amp with input current typically 1pA and common-mode range down to 0.45V below V-.
4 V- power_in Negative supply terminal (GND in single-supply use); total supply between V+ and V- is 2V to 20V, 22V absolute maximum.
5 OFFSET NULL passive Second input offset voltage null terminal, used with an external potentiometer in applications requiring offset nulling.
6 OUTPUT output Rail-to-rail output that can drive ±2mA into a 1kΩ load, with short-circuit to either supply allowed indefinitely.
7 V+ power_in Positive supply terminal; total supply between V+ and V- is 2V to 20V, 22V absolute maximum.
8 STROBE input Strobe terminal providing access for supplementary external capacitor or output strobing; typical current 20µA to V- and 2mA to V+.

Key specifications

Parameter Value
Manufacturer RENESAS
Package SOIC-8
Category Interface ICs
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage (V+ to V-) 22 V 3
Differential Input Voltage 15 V 3
Input Current 1 mA 3
Temperature Range -55 125 °C 3
Maximum Junction Temperature (Plastic Package) 150 °C 3
Maximum Storage Temperature Range (All Types) -65 150 °C 3
Thermal Resistance SOIC Package θJA 157 °C/W Typical; θJA measured with component mounted on evaluation PC board in free air 3
Input Offset Voltage VIO 1 5 mV VO = 2.5V 3
Input Offset Current IIO 0.02 4 pA VO = 2.5V 3
Input Current II 0.02 5 pA VO = 2.5V 3
Common Mode Rejection Ratio CMRR 75 83 dB VCM = 0 to 3.7V, VO = 2.5V 3
Common Mode Input Voltage Range (high) VlCR+ 3.7 4 V VO = 2.5V 3
Common Mode Input Voltage Range (low) VlCR- -0.3 0 V 3
Power Supply Rejection Ratio PSRR 75 83 dB ΔV+ = 1V; ΔV- = 1V 3
Large Signal Voltage Gain AOL 85 87 dB VO = 0.5 to 4V, RL = ∞ 3
Large Signal Voltage Gain AOL 80 85 dB VO = 0.7 to 3V, RL = 2kΩ 3
Source Current ISOURCE 1.2 2.7 mA VO = 0V 3
Sink Current ISINK 1.2 2.1 mA VO = 5V 3
Output Voltage high VOM+ 4.85 4.94 V RL = ∞ 4
Output Voltage high VOM+ 4.7 4.9 V RL = 10kΩ 4
Output Voltage high VOM+ 3.5 4.6 V RL = 2kΩ 4
Output Voltage low VOM- 0.13 0.15 V 4
Output Voltage low VOM- 0.12 0.15 V 4
Output Voltage low VOM- 0.1 0.15 V 4
Supply Current ISUPPLY 400 500 µA VO = 0V 4
Supply Current ISUPPLY 430 550 µA VO = 2.5V 4
Input Offset Voltage VIO 2 10 mV VO = 2.5V, TA = -55°C to +125°C 4
Input Offset Current IIO 1.5 3 nA VO = 2.5V, TA = -55°C to +125°C 4
Input Offset Current IIO 2 10 pA Up to TA = +85°C 4
Input Current /II/ 2 5 nA VO = 2.5V, TA = -55°C to +125°C 4
Input Current /II/ 10 15 pA Up to TA = +85°C 4
Common Mode Rejection Ratio CMRR 70 80 dB VCM = 0 to 3.7V, VO = 2.5V, TA = -55°C to +125°C 4
Common Mode Input Voltage Range (high) VlCR+ 3.7 4 V VO = 2.5V, TA = -55°C to +125°C 4
Common Mode Input Voltage Range (low) VlCR- -0.3 0 V TA = -55°C to +125°C 4
Power Supply Rejection Ratio PSRR 70 83 dB ΔV+ = 1V; ΔV- = 1V, TA = -55°C to +125°C 4
Large Signal Voltage Gain AOL 65 75 dB VO = 0.5 to 4V, RL = ∞, TA = -55°C to +125°C 4
Large Signal Voltage Gain AOL 80 87 dB VO = 0.7 to 4V, RL = 10kΩ, TA = -55°C to +125°C 4
Large Signal Voltage Gain AOL 75 80 dB VO = 0.7 to 2.5V, RL = 2kΩ, TA = -55°C to +125°C 4
Source Current ISOURCE 1 2.7 mA VO = 0V, TA = -55°C to +125°C 4
Sink Current ISINK 1 2.1 mA VO = 5V, TA = -55°C to +125°C 4
Output Voltage high VOM+ 4.8 4.9 V RL = ∞, TA = -55°C to +125°C 4
Output Voltage low VOM- 0.16 0.2 V TA = -55°C to +125°C 4
Output Voltage low VOM- 0.15 0.2 V TA = -55°C to +125°C 4
Output Voltage low VOM- 0.14 0.2 V RL = 2kΩ, TA = -55°C to +125°C 4
Supply Current ISUPPLY 480 600 µA VO = 2.5V, TA = -55°C to +125°C 4
Input Offset Voltage VIO 2 5 mV VSUPPLY = ±1V, TA = +25°C 5
Input Offset Current /IIO/ 0.01 4 pA VSUPPLY = ±1V, TA = +25°C 5
Input Current /II/ 0.02 5 pA VSUPPLY = ±1V, TA = +25°C 5
Large Signal Voltage Gain AOL 10 100 kV/V RL = 10kΩ, VSUPPLY = ±1V, TA = +25°C 5
Large Signal Voltage Gain AOL 80 100 dB 5
Common Mode Rejection Ratio CMRR 60 65 dB 5
Common Mode Input Voltage Range (high) VlCR+ 0.2 0.5 V VSUPPLY = ±1V, TA = +25°C 5
Common Mode Input Voltage Range (low) VlCR- -1 -1.3 V VSUPPLY = ±1V, TA = +25°C 5
Power Supply Rejection Ratio PSRR 70 90 dB 5
Maximum Output Voltage high VOM+ 0.9 0.95 V RL = ∞, VSUPPLY = ±1V, TA = +25°C 5
Maximum Output Voltage low VOM- -0.85 -0.91 V VSUPPLY = ±1V, TA = +25°C 5
Supply Current ISUPPLY 350 650 µA VSUPPLY = ±1V, TA = +25°C 5

CAD (KiCad official)

  • Symbol: CA5420AMZ
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ca5420amz-etched.step / ca5420amz-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ca5420amz.step / ca5420amz.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: RENESAS datasheet (8 pp, sha256 e65c30548a33c58e, retrieved 2026-11-07, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF