component
CA3140AMZ
Public Made by Adomby adom
RENESAS Pre-ordered Chips, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
CA3140AMZ
RENESAS · Pre-ordered Chips · SOIC-8
CA3140AMZ from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OFFSET NULL | passive | Offset null terminal for input offset voltage nulling. |
| 2 | INV. INPUT | input | Inverting input of the PMOS-input stage with very high input impedance. |
| 3 | NON-INV. INPUT | input | Non-inverting input of the PMOS-input stage, common-mode range extends down to 0.5V below the negative supply. |
| 4 | V- | power_in | Negative supply terminal (ground in single-supply use); total supply range is 4V to 36V. |
| 5 | OFFSET NULL | passive | Second offset null terminal for input offset voltage nulling. |
| 6 | OUTPUT | output | Bipolar output stage with built-in protection against short circuit to either supply rail or ground. |
| 7 | V+ | power_in | Positive supply terminal; total supply range is 4V to 36V. |
| 8 | STROBE | input | Access terminal for a supplementary external capacitor for additional frequency roll-off. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VIO | 2 | 5 | mV | VSUPPLY = 15V, TA = 25oC | 3 | |
| Input Offset Current | IIO | 0.5 | 20 | pA | VSUPPLY = 15V, TA = 25oC | 3 | |
| Input Current | II | 10 | 40 | pA | VSUPPLY = 15V, TA = 25oC | 3 | |
| Large Signal Voltage Gain | AOL | 20 | 100 | kV/V | VSUPPLY = 15V, TA = 25oC; Note 3: VO = 26VP-P, +12V, -14V, RL = 2k | 4 | |
| Large Signal Voltage Gain | AOL | 86 | 100 | dB | VSUPPLY = 15V, TA = 25oC; Note 3: VO = 26VP-P, +12V, -14V, RL = 2k | 4 | |
| Common Mode Rejection Ratio | CMRR | 32 | 320 | V/V | VSUPPLY = 15V, TA = 25oC | 4 | |
| Common Mode Rejection Ratio | CMRR | 70 | 90 | dB | VSUPPLY = 15V, TA = 25oC | 4 | |
| Common Mode Input Voltage Range | VICR | -15 | 12 | V | VSUPPLY = 15V, TA = 25oC; typ printed as range -15.5 to +12.5 V | 4 | |
| Power-Supply Rejection Ratio | PSRR | 100 | 150 | V/V | VSUPPLY = 15V, TA = 25oC | 4 | |
| Power-Supply Rejection Ratio | PSRR | 76 | 80 | dB | VSUPPLY = 15V, TA = 25oC | 4 | |
| Max Output Voltage High | VOM+ | 12 | 13 | V | VSUPPLY = 15V, TA = 25oC; Note 4: RL = 2k | 4 | |
| Max Output Voltage Low | VOM- | -14 | -14.4 | V | VSUPPLY = 15V, TA = 25oC; Note 4: RL = 2k | 4 | |
| Supply Current | I+ | 4 | 6 | mA | VSUPPLY = 15V, TA = 25oC | 4 | |
| Device Dissipation | PD | 120 | 180 | mW | VSUPPLY = 15V, TA = 25oC | 4 | |
| Supply Voltage | 4 | 36 | V | Single or dual supply | 1 | ||
| DC Supply Voltage (between V+ and V-) | 36 | V | 3 | ||||
| Differential Mode Input Voltage | 8 | V | 3 | ||||
| Input Terminal Current | 1 | mA | 3 | ||||
| Operating Temperature Range | TA | -55 | 125 | oC | 3 | ||
| Maximum Junction Temperature (Plastic Package) | TJ | 150 | oC | 3 | |||
| Maximum Storage Temperature Range | TSTG | -65 | 150 | oC | 3 | ||
| Maximum Lead Temperature (Soldering 10s) | 300 | oC | 10s, SOIC lead tips only | 3 | |||
| Thermal Resistance Junction to Ambient (SOIC) | JA | 165 | oC/W | SOIC package, typical, Note 1: mounted on low effective thermal conductivity test board in free air | 3 | ||
| Input Offset Voltage Temperature Drift | VIO/T | 6 | V/oC | VSUPPLY = 15V, TA = 25oC | 4 |
CAD (KiCad official)
- Symbol:
CA3140AMZ - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
ca3140amz-etched.step/ca3140amz-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);ca3140amz.step/ca3140amz.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: RENESAS datasheet (24 pp, sha256
347283cf7158b196, retrieved 2026-11-07, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# CA3140AMZ
**RENESAS** · Pre-ordered Chips · SOIC-8
CA3140AMZ from RENESAS, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OFFSET NULL | passive | Offset null terminal for input offset voltage nulling. |
| 2 | INV. INPUT | input | Inverting input of the PMOS-input stage with very high input impedance. |
| 3 | NON-INV. INPUT | input | Non-inverting input of the PMOS-input stage, common-mode range extends down to 0.5V below the negative supply. |
| 4 | V- | power_in | Negative supply terminal (ground in single-supply use); total supply range is 4V to 36V. |
| 5 | OFFSET NULL | passive | Second offset null terminal for input offset voltage nulling. |
| 6 | OUTPUT | output | Bipolar output stage with built-in protection against short circuit to either supply rail or ground. |
| 7 | V+ | power_in | Positive supply terminal; total supply range is 4V to 36V. |
| 8 | STROBE | input | Access terminal for a supplementary external capacitor for additional frequency roll-off. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | RENESAS |
| Package | SOIC-8 |
| Category | Interface ICs |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Input Offset Voltage | VIO | | 2 | 5 | mV | VSUPPLY = 15V, TA = 25oC | 3 |
| Input Offset Current | IIO | | 0.5 | 20 | pA | VSUPPLY = 15V, TA = 25oC | 3 |
| Input Current | II | | 10 | 40 | pA | VSUPPLY = 15V, TA = 25oC | 3 |
| Large Signal Voltage Gain | AOL | 20 | 100 | | kV/V | VSUPPLY = 15V, TA = 25oC; Note 3: VO = 26VP-P, +12V, -14V, RL = 2k | 4 |
| Large Signal Voltage Gain | AOL | 86 | 100 | | dB | VSUPPLY = 15V, TA = 25oC; Note 3: VO = 26VP-P, +12V, -14V, RL = 2k | 4 |
| Common Mode Rejection Ratio | CMRR | | 32 | 320 | V/V | VSUPPLY = 15V, TA = 25oC | 4 |
| Common Mode Rejection Ratio | CMRR | 70 | 90 | | dB | VSUPPLY = 15V, TA = 25oC | 4 |
| Common Mode Input Voltage Range | VICR | -15 | | 12 | V | VSUPPLY = 15V, TA = 25oC; typ printed as range -15.5 to +12.5 V | 4 |
| Power-Supply Rejection Ratio | PSRR | | 100 | 150 | V/V | VSUPPLY = 15V, TA = 25oC | 4 |
| Power-Supply Rejection Ratio | PSRR | 76 | 80 | | dB | VSUPPLY = 15V, TA = 25oC | 4 |
| Max Output Voltage High | VOM+ | 12 | 13 | | V | VSUPPLY = 15V, TA = 25oC; Note 4: RL = 2k | 4 |
| Max Output Voltage Low | VOM- | -14 | -14.4 | | V | VSUPPLY = 15V, TA = 25oC; Note 4: RL = 2k | 4 |
| Supply Current | I+ | | 4 | 6 | mA | VSUPPLY = 15V, TA = 25oC | 4 |
| Device Dissipation | PD | | 120 | 180 | mW | VSUPPLY = 15V, TA = 25oC | 4 |
| Supply Voltage | | 4 | | 36 | V | Single or dual supply | 1 |
| DC Supply Voltage (between V+ and V-) | | | | 36 | V | | 3 |
| Differential Mode Input Voltage | | | | 8 | V | | 3 |
| Input Terminal Current | | | | 1 | mA | | 3 |
| Operating Temperature Range | TA | -55 | | 125 | oC | | 3 |
| Maximum Junction Temperature (Plastic Package) | TJ | | | 150 | oC | | 3 |
| Maximum Storage Temperature Range | TSTG | -65 | | 150 | oC | | 3 |
| Maximum Lead Temperature (Soldering 10s) | | | | 300 | oC | 10s, SOIC lead tips only | 3 |
| Thermal Resistance Junction to Ambient (SOIC) | JA | | 165 | | oC/W | SOIC package, typical, Note 1: mounted on low effective thermal conductivity test board in free air | 3 |
| Input Offset Voltage Temperature Drift | VIO/T | | 6 | | V/oC | VSUPPLY = 15V, TA = 25oC | 4 |
## CAD (KiCad official)
- Symbol: `CA3140AMZ`
- Footprint: `Package_SO:SOIC-8_3.9x4.9mm_P1.27mm`
- 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files: `ca3140amz-etched.step` / `ca3140amz-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `ca3140amz.step` / `ca3140amz.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [RENESAS datasheet](docs/ca3140amz-datasheet.pdf) (24 pp, sha256 `347283cf7158b196`, retrieved 2026-11-07, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/ca3140amz-datasheet.pdf)