main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 11d ago
viewers ca-if4850hs: viewers · Ray 11d ago
ca-if4850hs-etched.glb ca-if4850hs: factory component page (tier=lcsc) · Ray 11d ago
ca-if4850hs-etched.step ca-if4850hs: factory component page (tier=lcsc) · Ray 11d ago
ca-if4850hs-hero.glb ca-if4850hs: hero GLB from the etched model (keeps the MPN mark) · Ray 11d ago
ca-if4850hs-hero.overlay.json Publish 0.1.0 · Ray 11d ago
ca-if4850hs.glb Publish 0.1.0 · Ray 11d ago
ca-if4850hs.kicad_mod Publish 0.1.0 · Ray 11d ago
ca-if4850hs.kicad_sym Publish 0.1.0 · Ray 11d ago
ca-if4850hs.lbr Publish 0.1.0 · Ray 11d ago
ca-if4850hs.step Publish 0.1.0 · Ray 11d ago
package.json Publish 0.1.0 · Ray 11d ago
page.json Set visibility: public · Ray 11d ago
README.md Publish 0.1.0 · Ray 11d ago

CA-IF4850HS

Chipanalog · RS-485 / RS-422 ICs · SOIC-8

CA-IF4850HS from Chipanalog, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output: when REB is low, RO is high if (VA - VB) > VTH+ and low if (VA - VB) < VTH-, and RO is high-impedance when REB is high.
2 REB input Active-low receiver enable: low (or tied to GND) enables the receiver and high disables it with RO in high-impedance; REB is internally pulled up to VCC, so a floating pin disables the receiver.
3 DE input Active-high driver enable: high enables the driver, while low or open puts the A and B outputs in high-impedance (DE has an internal pull-down).
4 DI input Driver data input: with DE high, DI high drives A high and B low, and DI low drives A low and B high; DI is internally pulled up to VCC, so an open input drives A high.
5 GND power_in Ground reference for the device.
6 A bidirectional RS-485/RS-422 bus non-inverting receiver input and driver output; bus pins withstand ±30 V fault voltage and the common-mode range is ±15 V.
7 B bidirectional RS-485/RS-422 bus inverting receiver input and driver output; bus pins withstand ±30 V fault voltage and the common-mode range is ±15 V.
8 VCC power_in Supply input for 3.0 V to 5.5 V; place a bypass capacitor of at least 0.1 µF between VCC and GND close to the pin.

Key specifications

Parameter Value
Manufacturer Chipanalog
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: CA-IF4850HS
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ca-if4850hs-etched.step / ca-if4850hs-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ca-if4850hs.step / ca-if4850hs.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Chipanalog datasheet (24 pp, sha256 2bf29538f533f541, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF