Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

CA-IF4805HS

Chipanalog · RS-485 / RS-422 ICs · SOIC-8

CA-IF4805HS from Chipanalog, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 RO output Receiver output: goes high when VID = VA − VB exceeds VTH+ and low when VID falls below VTH−, and is high-impedance when REB is high or open.
2 REB input Receiver enable, active low: the receiver is enabled when REB is low and its output is high-impedance when REB is high or open.
3 DE input Driver enable, active high: the driver outputs follow DI when DE is high and are high-impedance when DE is low; an internal pull-down disables the driver when DE is open.
4 DI input Driver data input: drives Y high and Z low when high (and the reverse when low), with an internal pull-up to VCC so the driver outputs A high and B low if left open while enabled.
5 GND power_in Ground reference for the device.
6 A bidirectional Bus port A, driver/receiver non-inverting output/input; tolerates bus common-mode range of ±15 V and fault voltage of ±30 V, with ±30 kV HBM ESD on this half-duplex (HS) part.
7 B bidirectional Bus port B, driver/receiver inverting output/input; tolerates bus common-mode range of ±15 V and fault voltage of ±30 V, with ±30 kV HBM ESD on this half-duplex (HS) part.
8 VCC power_in Power supply; the recommended supply range is 3 V to 5.5 V and the absolute maximum is 7.0 V.

Key specifications

Parameter Value
Manufacturer Chipanalog
Package SOIC-8
Category Interface
Pins 8

CAD (KiCad official)

  • Symbol: CA-IF4805HS
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: ca-if4805hs-etched.step / ca-if4805hs-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ca-if4805hs.step / ca-if4805hs.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Chipanalog datasheet (21 pp, sha256 c063fe96e2b8699c, retrieved 2026-10-10, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF