component

CA-IF4023

Public Made by Adom

by adom

Chipanalog RF Transceiver ICs, QFN-16-EP(3x3). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentrf and wirelessca-if4023factory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 16d ago
viewers ca-if4023: viewers · Ray 16d ago
ca-if4023-etched.glb Publish 0.1.0 · Ray 16d ago
ca-if4023-etched.step ca-if4023: factory component page (tier=lcsc) · Ray 16d ago
ca-if4023-hero.glb ca-if4023: hero GLB from the etched model (keeps the MPN mark) · Ray 16d ago
ca-if4023-hero.overlay.json Publish 0.1.0 · Ray 16d ago
ca-if4023.glb Publish 0.1.0 · Ray 16d ago
ca-if4023.kicad_mod Publish 0.1.0 · Ray 16d ago
ca-if4023.kicad_sym Publish 0.1.0 · Ray 16d ago
ca-if4023.lbr Publish 0.1.0 · Ray 16d ago
ca-if4023.step Publish 0.1.0 · Ray 16d ago
package.json Publish 0.1.0 · Ray 16d ago
page.json Set visibility: public · Ray 16d ago
README.md Publish 0.1.0 · Ray 16d ago

CA-IF4023

Chipanalog · RF Transceiver ICs · QFN-16-EP(3x3)

CA-IF4023 from Chipanalog, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 SYNCOUT output Synchronized clock output that passes the XTAL1/2 source clock through an open-drain stage, with a 1kΩ pull-up to VCC recommended and an absolute limit of VCC+0.3V on the port voltage.
2 TXIN input Digital data input to the transmitter; it is a logic input referenced to VL with a high threshold of 0.7×VL minimum and a low threshold of 0.3×VL maximum.
3 VL power_in Logic supply input, specified from 1.6V to 5.5V (recommended 1.6V to 5.5V, typical 3.3V).
4 RXOUT output Digital output carrying the demodulated received signal, referenced to VL.
5 DIR output Signal-direction indicator logic output that goes high when a signal is detected on RXIN and is referenced to VL.
6 DIRMD2 input Data-rate control bit 2 (with DIRMD1 sets 9.6, 38.4 or 115.2kbps, or standby when both are high); it is internally pulled down to GND through a resistor.
7 DIRMD1 input Data-rate control bit 1 (with DIRMD2 sets 9.6, 38.4 or 115.2kbps, or standby when both are high); it is internally pulled down to GND through a resistor.
8 GND power_in Ground reference for the device.
9 RES input Transmitter output power control node; an external resistor divider from BIAS (R1 4.1kΩ) to RES and from RES to GND (R2 10kΩ) sets the TXOUT amplitude, with RES voltage in the range 0.7V to 1.5V.
10 BIAS output Reference voltage output (1.5V nominal) that feeds the RES divider; a 1µF decoupling capacitor to GND is recommended.
11 RXIN input Receiver signal input for the 2.176MHz OOK signal, accepting a maximum input of 1.12VP-P, with a 100nF AC-coupling capacitor to the cable.
12 TXOUT output Transmitter output to the coax cable at 2.176MHz, with amplitude set by the RES network (about 1.17 to 2.52VP-P) and short-circuit current limited to ±200mA.
13 VCC power_in Analog supply input, specified from 3.0V to 5.5V.
14 XTAL1 input Crystal input for the 8.704MHz carrier, or an external clock/oscillator input; if driven directly by an oscillator or PLL output, XTAL2 must be tied to GND.
15 XTAL2 input Second crystal connection for the 8.704MHz carrier; it must be tied to GND when XTAL1 is driven directly by an external clock.
16 GND power_in Ground reference for the device.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Chipanalog
Package QFN-16-EP(3x3)
Category RF And Wireless
Pins 17

CAD (KiCad official)

  • Symbol: CA-IF4023
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: ca-if4023-etched.step / ca-if4023-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); ca-if4023.step / ca-if4023.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Chipanalog datasheet (19 pp, sha256 2b0ac5ce85330d2e, retrieved 2026-10-13, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF