main
History Download
Ray Publish 0.1.0 b1f74c5

C8051F38C-GQ

SILICON LABS · Pre-ordered MCUs · LQFP-32(7x7)

C8051F38C-GQ from SILICON LABS, in a LQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 P0.1 bidirectional Port 0.1 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
2 P0.0 bidirectional Port 0.0 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
3 GND power_in Ground.
4 D+ bidirectional USB D+ data line of the integrated transceiver, which requires no external resistors.
5 D- bidirectional USB D- data line of the integrated transceiver, which requires no external resistors.
6 VDD power_in Power supply voltage input of 2.7-3.6 V, which is also the 3.3 V voltage regulator output.
7 REGIN power_in 5 V regulator input to the on-chip voltage regulator.
8 VBUS power_in VBUS sense input that should connect to the USB VBUS signal; a 5 V signal on this pin indicates a USB connection.
9 RST/C2CK bidirectional Device reset: open-drain output of the internal POR or VDD monitor, and an external source can reset the device by driving it low for at least 15 µs; this pin also carries the C2 debug interface clock.
10 P3.0/C2D bidirectional Port 3.0 GPIO shared with the bi-directional data signal for the C2 debug interface.
11 P2.7 bidirectional Port 2.7 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
12 P2.6 bidirectional Port 2.6 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
13 P2.5 bidirectional Port 2.5 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
14 P2.4 bidirectional Port 2.4 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
15 P2.3 bidirectional Port 2.3 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
16 P2.2 bidirectional Port 2.2 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
17 P2.1 bidirectional Port 2.1 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
18 P2.0 bidirectional Port 2.0 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
19 P1.7 bidirectional Port 1.7 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
20 P1.6 bidirectional Port 1.6 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
21 P1.5 bidirectional Port 1.5 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
22 P1.4 bidirectional Port 1.4 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
23 P1.3 bidirectional Port 1.3 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
24 P1.2 bidirectional Port 1.2 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
25 P1.1 bidirectional Port 1.1 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
26 P1.0 bidirectional Port 1.0 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
27 P0.7 bidirectional Port 0.7 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
28 P0.6 bidirectional Port 0.6 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
29 P0.5 bidirectional Port 0.5 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
30 P0.4 bidirectional Port 0.4 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
31 P0.3 bidirectional Port 0.3 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.
32 P0.2 bidirectional Port 0.2 is a digital I/O or analog input, and all Port I/Os are 5 V tolerant.

Key specifications

Parameter Value
Manufacturer SILICON LABS
Package LQFP-32(7x7)
Category Embedded Processors & Controllers
Pins 32

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Junction Temperature Under Bias -55 125 °C 37
Storage Temperature -65 150 °C 37
Voltage on RST, VBUS, or any Port I/O Pin with respect to GND -0.3 5.8 V VDD > 2.2 V 37
Voltage on RST, VBUS, or any Port I/O Pin with respect to GND -0.3 V VDD < 2.2 V 37
Voltage on VDD with Respect to GND -0.3 4.2 V Regulator1 in Normal Mode 37
Voltage on VDD with Respect to GND -0.3 1.98 V Regulator1 in Bypass Mode 37
Maximum Total Current through VDD or GND 500 mA 37
Maximum Output Current sunk by RST or any Port Pin 100 mA 37
Digital Supply Voltage VRST 3.3 3.6 V VRST 38
SYSCLK (System Clock) SYSCLK 0 48 MHz 38
Specified Operating Temperature Range -40 85 °C 38
Digital Supply Current, CPU Active (Normal Mode, fetching instructions from Flash) IDD 12 14 mA SYSCLK = 48 MHz, VDD = 3.3 V 38
Digital Supply Current, CPU Active (Normal Mode, fetching instructions from Flash) IDD 7 8 mA SYSCLK = 24 MHz, VDD = 3.3 V 38
Digital Supply Current, CPU Active (Normal Mode, fetching instructions from Flash) IDD 0.45 0.85 mA SYSCLK = 1 MHz, VDD = 3.3 V 38
Digital Supply Current, CPU Inactive (Idle Mode, not fetching instructions from Flash) Idle IDD 6.5 8 mA SYSCLK = 48 MHz, VDD = 3.3 V 38
Input High Voltage 2 V 39
Input Low Voltage 0.8 V 39
RST Output Low Voltage 0.6 V IOL = 8.5 mA, VDD = 2.7 V to 3.6 V 39
RST Input Pullup Current 15 40 µA RST = 0.0 V 39
VDD Monitor Threshold (VRST) VRST 2.6 2.65 2.7 V 39
Missing Clock Detector Timeout 80 580 800 µs Time from last system clock rising edge to reset initiation 39
Reset Time Delay 250 µs Delay between release of any reset source and code execution at location 0x0000 39
Minimum RST Low Time to Generate a System Reset 15 µs 39
VDD Monitor Turn-on Time 100 µs 39
Input Voltage Range (REG0) 2.7 5.25 V Voltage Regulator (REG0) 40
Output Voltage (VDD) 3 3.3 3.6 V Output Current = 1 to 100 mA 40
Output Current (REG0) 100 mA 40
Input Voltage Range (REG1) 1.8 3.6 V 40
Erase Cycle Time 10 15 22.5 ms 25 MHz System Clock 40
Write Cycle Time 10 15 20 µs 25 MHz System Clock 40
Oscillator Frequency (internal high-frequency oscillator) 47.3 48 48.7 MHz IFCN = 11b 41
Oscillator Frequency (internal low-frequency oscillator) 75 80 85 kHz OSCLD = 11b 41
External Crystal Frequency 0.02 30 MHz 41
External CMOS Oscillator Frequency 0 48 MHz 41
Integral Nonlinearity -1 0.5 1 LSB 42
Differential Nonlinearity -1 0.5 1 LSB Guaranteed Monotonic 42
Offset Error -2 0 2 LSB 42
Full Scale Error -5 -2 0 LSB 42
Signal-to-Noise Plus Distortion 55 58 dB 10 kHz sine-wave single-ended input, 1 dB below Full Scale, 500 ksps 42
SAR Conversion Clock 8.33 MHz 42
Track/Hold Acquisition Time 300 ns 42
ADC Input Voltage Range (Single Ended) 0 V AIN+, GND 42
Power Supply Current (VDD supplied to ADC0) 750 1000 µA Operating Mode, 500 ksps 42
Output Voltage (internal voltage reference) 2.38 2.42 2.46 V 25 °C ambient 43
VREF Short-Circuit Current 8 mA 43
External Reference Input Voltage Range 1 V 43
Positive Hysteresis 1 0 1 mV CP0HYP1-0 = 00 44
Positive Hysteresis 2 2 5 10 mV CP0HYP1-0 = 01 44
Positive Hysteresis 3 7 10 20 mV CP0HYP1-0 = 10 44
Positive Hysteresis 4 15 20 30 mV CP0HYP1-0 = 11 44
Input Offset Voltage -10 10 mV 44
Output High Voltage (VOH) VOH 2.8 V 45
Output Low Voltage (VOL) VOL 0.8 V 45
VBUS Detection Input Low Voltage 1 V 45
VBUS Detection Input High Voltage 3 V 45
Pull-up Resistance (RPU) RPU 1.425 1.5 1.575 kΩ Full Speed (D+ Pull-up); Low Speed (D- Pull-up) 45
Output Rise Time (TR) TR 4 20 ns Full Speed 45
Output Fall Time (TF) TF 4 20 ns Full Speed 45
Differential Input Sensitivity (VDI) VDI 0.2 V /(D+), (D-)/ 45
Differential Input Common Mode Range (VCM) VCM 0.8 2.5 V 45

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
housing PC 4. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body 26

CAD (KiCad official)

  • Symbol: C8051F38C-GQ
  • Footprint: Package_QFP:LQFP-32_7x7mm_P0.8mm
  • 3D model: LQFP-32(7x7) (KiCad packages3D, STEP)
  • 3D model files: c8051f38c-gq-etched.step / c8051f38c-gq-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); c8051f38c-gq.step / c8051f38c-gq.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: SILICON LABS datasheet (321 pp, sha256 1e2365a43af9ad55, retrieved 2026-11-13, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF