main
Ray Publish 0.1.0 6fa42f6

BZX84C7V5S-7-F

Diodes Incorporated · Zener Diodes · SOT-363

BZX84C7V5S-7-F from Diodes Incorporated, in a SOT-363. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model). Symbol and footprint from KiCad-official CAD; the 3D model is generated from the datasheet's package dimensions.

Pinout

Pin Name Type Function
1 NC unconnected No connection, shown as NC at the bottom-left of the top-view device schematic.
2 A2 passive Anode of Zener diode 2, bottom-middle of the top-view device schematic.
3 C2 passive Cathode of Zener diode 2, bottom-right of the top-view device schematic.
4 NC unconnected No connection, shown as NC at the top-right of the top-view device schematic.
5 A1 passive Anode of Zener diode 1, top-middle of the top-view device schematic.
6 C1 passive Cathode of Zener diode 1, top-left of the top-view device schematic.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package SOT-363
Category Diodes
Pins 6

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Zener voltage (nominal 7.5 V range) VZ 7 7.5 7.9 V @ IZT = 5mA 2
Temperature coefficient of Zener voltage 2.5 5.3 mV/°C @ IZT = 5mA 2
Maximum Zener impedance (ZZT) ZZT 15 Ω @ IZT = 5mA; f = 1kHz (Note 6) 2
Maximum Zener impedance (ZZK) ZZK 80 Ω @ IZK = 1.0mA; f = 1kHz (Note 6) 2
Maximum reverse current IR 1 µA VR = 5.0 V 2
Power dissipation PD 200 mW Note 1: mounted on FR4 PC board with recommended pad layout 1
Operating and storage temperature range TJ, TSTG -65 150 °C 1
Forward voltage VF 0.9 V IF = 10mA 1
Thermal resistance, junction to ambient air RθJA 625 °C/W Note 1: FR4 PC board with recommended pad layout 1

Materials and finish

As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).

Part Material Colour / plating Datasheet says Page
contacts tin • Terminals: Solderable per MIL-STD-202, Method 208 • Lead Free Plating (Matte Tin Finish annealed over Alloy 42 1

CAD (land: KiCad; 3D: generated from the datasheet)

  • Symbol: BZX84C7V5S-7-F
  • Footprint: Package_TO_SOT_SMD:SOT-363_SC-70-6
  • 3D model: SOT-363, generated on the KiCad land (body 1.25 x 2.1 mm, terminals on the pads, 0.95 mm tall, datasheet A, midpoint of min and max). KiCad's stock model for this land is taller than the datasheet allows, so the model is generated from the datasheet drawing; the dimensions come from the datasheet drawing where it was read and are defaults otherwise (see provenance.model_3d_generated), not the manufacturer's CAD (STEP)
  • 3D model files: bzx84c7v5s-7-f-etched.step / bzx84c7v5s-7-f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bzx84c7v5s-7-f.step / bzx84c7v5s-7-f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (4 pp, sha256 20ba77a2a153b024, retrieved 2026-11-13, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: land: KiCad official libraries (CC-BY-SA 4.0); 3D: generated from the datasheet's package dimensions (provenance.model_3d_generated).

Datasheet PDF