component

BQ7791502PWR

Public Made by Adom

by adom

Texas Instruments Battery Management, TSSOP-24. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)bq7791502pwrfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs bq7791502pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
viewers bq7791502pwr: viewers · Ray 8d ago
bq7791502pwr-etched.fit.json bq7791502pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
bq7791502pwr-etched.glb bq7791502pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
bq7791502pwr-etched.step bq7791502pwr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 3d ago
bq7791502pwr.glb Publish 0.1.0 · Ray 8d ago
bq7791502pwr.kicad_mod Publish 0.1.0 · Ray 8d ago
bq7791502pwr.kicad_sym Publish 0.1.0 · Ray 8d ago
bq7791502pwr.lbr Publish 0.1.0 · Ray 8d ago
bq7791502pwr.step Publish 0.1.0 · Ray 8d ago
package.json Publish 0.1.0 · Ray 8d ago
page.json Set visibility: public · Ray 8d ago
README.md Initial commit: component/bq7791502pwr · Ray 8d ago

BQ7791502PWR

Texas Instruments · Battery Management · TSSOP-24

BQ7791502PWR from Texas Instruments, in a TSSOP-24. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage input operating from 3 to 25 V.
2 AVDD power_out Analog supply output; connect only to capacitor, output voltage 2.1 to 3.6 V.
3 VC5 input Cell voltage sense input for highest cell in 5-series configuration, input range 0 to 5 V.
4 VC4 input Cell voltage sense input for 4-series cell measurement, input range 0 to 5 V.
5 VC3 input Cell voltage sense input for 3-series cell measurement, input range 0 to 5 V.
6 VC2 input Cell voltage sense input for 2-series cell measurement, input range 0 to 5 V.
7 VC1 input Cell voltage sense input for 1-series cell measurement, input range 0 to 5 V.
8 VC0 input Cell voltage sense input for lowest cell measurement, input range 0 to 3.6 V.
9 VSS power_in Analog ground reference pin.
10 SRP input Current sense input connected to battery-side of sense resistor, input range -0.2 to 0.8 V.
11 SRN input Current sense input connected to pack-side of sense resistor, input range -0.2 to 0.8 V.
12 DSG output DSG FET driver output with 0 to 16 V range and fast switching to control discharge FET.
13 CHG output CHG FET driver output with -30 to 20 V absolute rating and body diode protection capability.
14 LD input Load removal detection input from PACK- terminal, absolute range -30 to 20 V.
15 LPWR output HIBERNATE mode communication pin output; connect to PRES of lower device in stack, output range -30 to 3.6 V.
16 CBI input Cell balancing input; drive low to enable cell balancing or leave floating to disable, input range 0 to 3.6 V.
17 OCDP input OCD1/2 fault detection delay programming input; connect external resistor to VSS (10-MΩ for upper devices), input range 0 to 3.6 V.
18 TS input Thermistor measurement input for temperature protection using 103AT NTC thermistor, input range 0 to VTB.
19 VTB output Thermistor bias output driving 10-kΩ pullup resistor to thermistor, output range 0 to 3 V.
20 CCFG input Cell in-series configuration input for selecting 3-, 4-, or 5-series cell count, input range 0 to 3.6 V.
21 CBO output Cell balancing output for stacked device connectivity; connect via 10-kΩ resistor to upper device CBI pin, output range 0 to VDD.
22 PRES input HIBERNATE mode input; drive high (>1.5 V) for normal operation or leave floating for low-power hibernation, input range 0 to 36 V.
23 CTRC input CHG FET driver override input for external control or upper device CHG cascade connection, input range 0 to VDD+5 V.
24 CTRD input DSG FET driver override input for external control or upper device DSG cascade connection, input range 0 to VDD+5 V.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-24
Category Power Management (PMIC)
Pins 24

CAD (KiCad official)

  • Symbol: BQ7791502PWR
  • Footprint: Package_SO:TSSOP-24_4.4x7.8mm_P0.65mm
  • 3D model: TSSOP-24 (KiCad packages3D, STEP)
  • 3D model files: bq7791502pwr-etched.step / bq7791502pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq7791502pwr.step / bq7791502pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (56 pp, sha256 0b1cab63aa1e53ef, retrieved 2026-09-27, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF