Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BQ7790503PWR

Texas Instruments · Battery Management · TSSOP-20

BQ7790503PWR from Texas Instruments, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Supply voltage input, recommended 3 V to 25 V, with an absolute maximum input of 36 V.
2 AVDD power_out Analog supply output that should only be connected to a capacitor; its recommended range is 0 V to 3 V.
3 VC5 input Cell voltage sense input; the datasheet states VC5-VC4 must stay within 0 V to 5 V and that pin 3 must be connected to pin 4 only on the BQ77904.
4 VC4 input Cell voltage sense input with VC4-VC3 recommended between 0 V and 5 V.
5 VC3 input Cell voltage sense input with VC3-VC2 recommended between 0 V and 5 V.
6 VC2 input Cell voltage sense input with VC2-VC1 recommended between 0 V and 5 V.
7 VC1 input Cell voltage sense input with VC1 to VSS recommended between 0 V and 5 V.
8 AVSS power_in Analog ground pin for the device.
9 SRP input Current sense input connected to the battery side of the sense resistor, with recommended range -0.2 V to 0.8 V.
10 SRN input Current sense input connected to the PACK- side of the sense resistor, with recommended range -0.2 V to 0.8 V.
11 DSG output Discharge (DSG) FET driver output, rated 0 V to 16 V recommended and -0.3 V to 20 V absolute maximum with up to 1 mA output current.
12 CHGU output CHG signal output for the upper device of a stack, feeding the CHG signal to the CTRC pin of the lower device, rated 0 V to 16 V recommended with up to 1 mA output current.
13 CHG output Charge (CHG) FET driver output for a single device or the bottom device of a stack, rated 0 V to 16 V recommended with up to 1 mA output current.
14 LD input PACK- load removal detection input, rated 0 V to 16 V recommended and -30 V to 20 V absolute maximum.
15 TS input Thermistor measurement input, recommended 0 V to VTB; connect a 10-kΩ resistor to AVSS if the function is not used.
16 VTB output Thermistor bias output, recommended 0 V to 3 V with absolute maximum -0.3 V to 3.6 V.
17 CCFG input Cell series-configuration input, recommended 0 V to AVDD.
18 CTRC input CHG and DSG override input, recommended 0 V to (VDD + 5) V.
19 CTRD input CHG and DSG override input, recommended 0 V to (VDD + 5) V.
20 DVSS power_in Digital ground pin for the device.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package TSSOP-20
Category Power Management (PMIC)
Pins 20

CAD (KiCad official)

  • Symbol: BQ7790503PWR
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: bq7790503pwr-etched.step / bq7790503pwr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq7790503pwr.step / bq7790503pwr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (48 pp, sha256 f04162b24e7e7c22, retrieved 2026-10-08, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF