component
BQ40Z50RSMR-R2
Public Made by Adomby adom
Texas Instruments Global Sourcing Parts, VQFN-32-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads on click. Unloads only if this page sits in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads on click. Unloads only if this page sits in the background.
PCB Footprint
Open full view ↗Loads on click. Unloads only if this page sits in the background.
Datasheet
Open in new tab ↗Loads on click. Unloads only if this page sits in the background.
README
markdownBQ40Z50RSMR-R2
Texas Instruments · Global Sourcing Parts · VQFN-32-EP(4x4)
BQ40Z50RSMR-R2 from Texas Instruments, in a VQFN-32-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PBI | power_in | Backup power input pin; connect 2.2-µF capacitor to VSS for transient support |
| 2 | VC4 | input | Cell 4 voltage and balance current input; VSS+0 to VSS+8.5V absolute maximum |
| 3 | VC3 | input | Cell 3 voltage and balance current input; VSS+0 to VSS+8.5V absolute maximum |
| 4 | VC2 | input | Cell 2 voltage and balance current input; VSS+0 to VSS+8.5V absolute maximum |
| 5 | VC1 | input | Cell 1 voltage and balance current input; VSS+0 to VSS+8.5V absolute maximum |
| 6 | SRN | input | Coulomb counter negative sense input for integrating ADC; -0.3 to 0.3V absolute maximum |
| 7 | NC | unconnected | Not internally connected; may be left floating or tied to VSS |
| 8 | SRP | input | Coulomb counter positive sense input for integrating ADC; -0.3 to 0.3V absolute maximum |
| 9 | VSS | power_in | Device ground connection pin |
| 10 | TS1 | input | Thermistor 1 input for cell temperature sensing; 0 to VREG V operating range |
| 11 | TS2 | input | Thermistor 2 input for cell temperature sensing; 0 to VREG V operating range |
| 12 | TS3 | input | Thermistor 3 input for cell temperature sensing; 0 to VREG V operating range |
| 13 | TS4 | input | Thermistor 4 input for cell temperature sensing; 0 to VREG V operating range |
| 14 | NC | unconnected | Not internally connected; may be left floating or tied to VSS |
| 15 | BTP_INT | output | Battery Trip Point interrupt output; 0 to 30V absolute maximum, connect to VSS if unused |
| 16 | PRES or SHUTDN | input | System present input for removable packs or emergency shutdown input for embedded packs; 0 to 30V absolute maximum |
| 17 | DISP | output | Display control output for LED segments; 0 to VBAT+0.3V absolute maximum |
| 18 | SMBD | tri_state | SMBus data pin, open-drain I/O with 1MΩ pulldown; 0 to 30V absolute maximum |
| 19 | SMBC | tri_state | SMBus clock pin, open-drain I/O with 1MΩ pulldown; 0 to 30V absolute maximum |
| 20 | LEDCNTLA | output | LED segment A control output; 22.5mA typical constant-current sink from VBAT−1.6V |
| 21 | LEDCNTLB | output | LED segment B control output; 22.5mA typical constant-current sink from VBAT−1.6V |
| 22 | LEDCNTLC | output | LED segment C control output; 22.5mA typical constant-current sink from VBAT−1.6V |
| 23 | PTC | input | Safety PTC thermistor input pin for overtemperature protection; 200-890mV trip voltage range |
| 24 | PTCEN | input | PTC thermistor enable pin; connect to BAT to enable or VSS to disable |
| 25 | FUSE | output | Fuse drive output pin for secondary protection; 6-8.65V high output for electro-chemical fuse ignition |
| 26 | VCC | power_in | Secondary power supply input for charger operation; 2.2-26V operating range |
| 27 | PACK | input | Pack voltage sense input for charger detection and current protection; 0-20V operating range |
| 28 | DSG | output | Discharge FET gate drive output pin; 10.5-12V typical high when enabled |
| 29 | NC | unconnected | Not internally connected; may be left floating or tied to VSS |
| 30 | PCHG | output | Precharge FET gate drive output pin; 6-8V typical high when enabled |
| 31 | CHG | output | Charge FET gate drive output pin; 10.5-12V typical high when enabled |
| 32 | BAT | power_in | Primary power supply input from battery pack positive terminal; 2.2-26V operating range |
| 33 | PAD | power_in | Exposed thermal pad for heat dissipation and mechanical package integrity; solder to PCB ground plane |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | VQFN-32-EP(4x4) |
| Category | Global Sourcing Parts |
| Pins | 33 |
CAD (KiCad official)
- Symbol:
BQ40Z50RSMR-R2 - Footprint:
Package_DFN_QFN:QFN-32-1EP_4x4mm_P0.4mm_EP2.9x2.9mm - 3D model: VQFN-32-EP(4x4) (KiCad packages3D, STEP)
- 3D model files:
bq40z50rsmr-r2-etched.step/bq40z50rsmr-r2-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bq40z50rsmr-r2.step/bq40z50rsmr-r2.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (56 pp, sha256
67d8927ed202d901, retrieved 2026-09-24, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.2, primaryclaude-haiku-4-5-20251001(text), consensusclaude-sonnet-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).