component
BQ34Z100PW-G1
Public Made by Adomby adom
Texas Instruments Battery Management ICs, TSSOP-14. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Contents
README
markdownBQ34Z100PW-G1
Texas Instruments · Battery Management ICs · TSSOP-14
BQ34Z100PW-G1 from Texas Instruments, in a TSSOP-14. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | P2 | output | LED 2 output, or not used (connect to Vss). |
| 2 | VEN | output | Active-high voltage translation enable that optionally switches the input voltage divider on/off to reduce divider power consumption (typ 45 µA); can be left floating or tied to Vss if unused. |
| 3 | P1 | output | LED 1 output, or not used (connect to Vss); also drives the LED in single-LED mode through a small signal N-FET (Q1) in series with the LED. |
| 4 | BAT | input | Translated battery voltage input (absolute maximum -0.3 to 5.5 V). |
| 5 | CE | input | Chip enable; the internal LDO is disconnected from REGIN when driven low. |
| 6 | REGIN | power_in | Internal integrated LDO input (2.7 to 4.5 V with no operating restrictions); decouple with a 0.1-µF ceramic capacitor to Vss. |
| 7 | REG25 | power_out | 2.5-V output of the internal integrated LDO; decouple with a 1-µF ceramic capacitor to Vss. |
| 8 | VSS | power_in | Device ground. |
| 9 | SRP | input | Analog input to the internal coulomb counter for integrating the small voltage between SRP and SRN, with SRP nearest the BAT- connection. |
| 10 | SRN | input | Analog input to the internal coulomb counter for integrating the small voltage between SRP and SRN, with SRN nearest the PACK- connection. |
| 11 | P6/TS | input | Pack thermistor voltage sense input (use a 103AT-type thermistor). |
| 12 | P5/HDQ | bidirectional | Open-drain HDQ serial communication line (slave); can be left floating or tied to Vss if unused. |
| 13 | P4/SCL | input | Slave I2C serial communication clock input, used with a typical 10-kΩ pull-up resistor and also LED 4 in four-LED mode; can be left floating or tied to Vss if unused. |
| 14 | P3/SDA | bidirectional | Open-drain slave I2C serial communication data line, used with a typical 10-kΩ pull-up resistor and also LED 3 in four-LED mode; can be left floating or tied to Vss if unused. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | TSSOP-14 |
| Category | Power Supply Chip |
| Pins | 14 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Regulator Input Range | VREGIN | -0.3 | 5.5 | V | 4 | ||
| Supply Voltage Range | VCC | -0.3 | 2.75 | V | 4 | ||
| Open-drain I/O pins (SDA, SCL, HDQ, VEN) | VIOD | -0.3 | 5.5 | V | 4 | ||
| Bat Input pin | VBAT | -0.3 | 5.5 | V | 4 | ||
| Operating free-air temperature range | TA | -40 | 85 | °C | 4 | ||
| Functional temperature range | TF | -40 | 100 | °C | 4 | ||
| Storage temperature range | TSTG | -65 | 150 | °C | 4 | ||
| Supply Voltage, no operating restrictions | VREGIN | 2.7 | 4.5 | V | No operating restrictions | 4 | |
| Supply Voltage, no FLASH writes | VREGIN | 2.45 | 2.7 | V | No FLASH writes | 4 | |
| NORMAL operating-mode current | ICC | 145 | μA | Gas Gauge in NORMAL mode, ILOAD > Sleep Current | 4 | ||
| SLEEP operating-mode current | ISLP | 84 | μA | Gas Gauge in SLEEP mode, ILOAD < Sleep Current | 4 | ||
| FULLSLEEP operating-mode current | ISLP+ | 30 | μA | Gas Gauge in FULL SLEEP mode, ILOAD < Sleep Current | 4 | ||
| Output voltage, low | VOL | 0.4 | V | IOL = 3 mA | 4 | ||
| Input voltage, low | VIL | -0.3 | 0.6 | V | 4 | ||
| Input voltage, high (SDA, SCL, HDQ) | VIH(OD) | 1.2 | 6 | V | 5 | ||
| Input voltage range (TS) | VA1 | -0.05 | 1 | V | VSS, 0.05 to 1 | 5 | |
| Input voltage range (BAT) | VA2 | -0.125 | 5 | V | VSS, 0.125 to 5 | 5 | |
| Input voltage range (SRP, SRN) | VA3 | -0.125 | 0.125 | V | VSS, 0.125 to 0.125 | 5 | |
| Input leakage current (I/O pins) | ILKG | 0.3 | μA | 5 | |||
| Power-up communication delay | tPUCD | 250 | ms | 5 | |||
| Junction-to-ambient thermal resistance | RθJA | 103.8 | °C/W | High K, TSSOP (PW) 14 pins | 5 | ||
| Positive-going battery voltage input at REG25 | VIT+ | 2.05 | 2.2 | 2.31 | V | 5 | |
| Power-on reset hysteresis | VHYS | 45 | 115 | 185 | mV | 5 | |
| Regulator output voltage | VREG25 | 2.3 | 2.5 | 2.7 | V | 2.7 V ≤ VREGIN ≤ 4.5 V, IOUT ≤ 16 mA, TA= -40°C to 85°C | 5 |
| Regulator output voltage (low battery) | VREG25 | 2.3 | V | 2.45 V ≤ VREGIN < 2.7 V, IOUT ≤ 3 mA, TA = -40°C to 85°C | 5 | ||
| Short Circuit Current Limit | ISHORT | 250 | mA | VREG25 = 0 V, TA = -40°C to 85°C | 5 | ||
| Frequency error (LFO) | f(LEIO) | -1.5 | 0.25 | 1.5 | % | TA = 0°C to 60°C | 6 |
| Frequency error (LFO) | f(LEIO) | -2.5 | 0.25 | 2.5 | % | TA = -20°C to 70°C | 6 |
| Frequency error (LFO) | f(LEIO) | -4 | 0.25 | 4 | % | TA = -40°C to 85°C | 6 |
| Start-up time (LFO) | t(LSXO) | 500 | μs | 6 | |||
| Frequency error (HFO) | f(EIO) | -2 | 0.38 | 2 | % | TA = 0°C to 60°C | 6 |
| Frequency error (HFO) | f(EIO) | -3 | 0.38 | 3 | % | TA = -20°C to 70°C | 6 |
| Frequency error (HFO) | f(EIO) | -4.5 | 0.38 | 4.5 | % | TA = -40°C to 85°C | 6 |
| Start-up time (HFO) | t(SXO) | 2.5 | 5 | ms | 6 | ||
| Input voltage range, V(SRN) and V(SRP) | V(SR) | -0.125 | 0.125 | V | V(SR) = V(SRN), V(SRP) | 6 | |
| Input offset (CC) | VOS(SR) | 10 | µV | 6 | |||
| Integral nonlinearity error | INL | 0.007 | 0.034 | % FSR | 6 | ||
| Input leakage current (SR) | Ilkg(SR) | 0.3 | µA | 6 | |||
| Input voltage range (ADC) | VIN(ADC) | 0.05 | 1 | V | 6 | ||
| Input offset (ADC) | VOS(ADC) | 1 | mV | 6 | |||
| Input leakage current (ADC) | Ilkg(ADC) | 0.3 | µA | 7 | |||
| Data retention | tDR | 10 | Years | 7 | |||
| Flash-programming write cycles | 20000 | Cycles | 7 | ||||
| Word programming time | tWORDPROG | 2 | ms | 7 | |||
| Flash-write supply current | ICCPROG | 5 | 10 | mA | 7 | ||
| Cycle time, BQ34Z100-G1 to host | t(CYCD) | 190 | 205 | 250 | μs | 7 | |
| SCL clock frequency | fSCL | 400 | kHz | 8 | |||
| Operating frequency (LFO) | f(LOSC) | 32.768 | kHz | 6 | |||
| Operating frequency (HFO) | f(OSC) | 8.389 | MHz | 6 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | nickel | various Li-ion , Lead Acid (PbA), Nickel Metal Hydride (NiMH), and Nickel Cadmium (NiCd) chemistries, and can be interrogated by a host processor to provide cell information, such as remaining capacit | 10 |
CAD (KiCad official)
- Symbol:
BQ34Z100PW-G1 - Footprint:
Package_SO:TSSOP-14_4.4x5mm_P0.65mm - 3D model: TSSOP-14 (KiCad packages3D, STEP)
- 3D model files:
bq34z100pw-g1-etched.step/bq34z100pw-g1-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bq34z100pw-g1.step/bq34z100pw-g1.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (67 pp, sha256
093e1ceac6f342bd, retrieved 2026-10-23, tier: lcsc) - Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
- Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).