Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BQ294704DSGT

Texas Instruments · Battery Management · WSON-8-EP(2x2)

BQ294704DSGT from Texas Instruments, in a WSON-8-EP(2x2). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Power supply input (3V to 20V operating range); connect with series resistor (100Ω typical) and 0.1µF decoupling capacitor to VSS.
2 V4 input Analog input for fourth battery cell voltage measurement from battery pack bottom (0-5V range); add 1kΩ series resistor and 0.1µF capacitor to VSS for noise filtering.
3 V3 input Analog input for third battery cell voltage measurement from battery pack bottom (0-5V range); add 1kΩ series resistor and 0.1µF capacitor to VSS for noise filtering.
4 V2 input Analog input for second battery cell voltage measurement from battery pack bottom (0-5V range); add 1kΩ series resistor and 0.1µF capacitor to VSS for noise filtering.
5 V1 input Analog input for lowest battery cell voltage measurement (0-5V range); add 1kΩ series resistor and 0.1µF capacitor to VSS for noise filtering.
6 VSS power_in Ground connection to IC and negative terminal of lowest battery cell; input leakage current <100nA when all cells remain below overvoltage protection threshold.
7 CD output External delay timer capacitor connection; upon overvoltage detection IC charges capacitor and then discharges at fixed current to VSS over 1-2 seconds nominal (0.1µF capacitor); includes timeout detection for capacitor open or short circuit faults.
8 OUT output CMOS active-high overvoltage fault signal output; sources minimum VDD-0.3V (4.5mA) during overvoltage condition and sinks 250-400mV (up to 14mA) during normal operation for driving external NMOS FET gate.
9 PowerPAD power_in Exposed thermal pad for heat dissipation and mechanical performance; TI recommends connecting to VSS.

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package WSON-8-EP(2x2)
Category Power Management (PMIC)
Pins 9

CAD (KiCad official)

  • Symbol: BQ294704DSGT
  • Footprint: Package_SON:WSON-8-1EP_2x2mm_P0.5mm_EP0.9x1.6mm
  • 3D model: WSON-8-EP(2x2) (KiCad packages3D, STEP)
  • 3D model files: bq294704dsgt-etched.step / bq294704dsgt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq294704dsgt.step / bq294704dsgt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (30 pp, sha256 0bb66de94396f561, retrieved 2026-10-05, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF