Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity

main

Generated by kicad-footprint-generator · KiCad file format 20260206

Name	Last commit message	Last updated
docs	Publish 0.1.0 · Ray	22d ago
viewers	bq25570rgrt: viewers · Ray	22d ago
bq25570rgrt-etched.glb	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
bq25570rgrt-etched.step	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
bq25570rgrt-hero.glb	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
bq25570rgrt-hero.overlay.json	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
bq25570rgrt.glb	plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray	17d ago
bq25570rgrt.kicad_mod	Publish 0.1.0 · Ray	22d ago
bq25570rgrt.kicad_sym	Publish 0.1.0 · Ray	22d ago
bq25570rgrt.lbr	Publish 0.1.0 · Ray	22d ago
bq25570rgrt.step	plain STEP: one free product with face colours (generated model was nested; tscircuit read it white) · Ray	17d ago
package.json	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
page.json	bq25570rgrt: etched from the flattened plain STEP (service-occt 1.6.0, from the plain STEP) · Ray	17d ago
README.md	Publish 0.1.0 · Ray	22d ago

BQ25570RGRT

Texas Instruments · Battery Management · VQFN-20-EP(3.5x3.5)

BQ25570RGRT from Texas Instruments, in a VQFN-20-EP(3.5x3.5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin	Name	Type	Function
1	VSS	power_in	Power ground for the boost charger.
2	VIN_DC	input	DC voltage input from the energy harvesting source, rated VIN(DC) 0.1 V to 5.1 V; connect at least a 4.7 µF capacitor as close as possible between this pin and pin 1.
3	VOC_SAMP	input	Sampling pin for the MPPT network: connect to VSTOR to sample at 80% of the input source open-circuit voltage, to GND for 50%, or to a resistor divider midpoint between VIN_DC and GND.
4	VREF_SAMP	input	Connect a 0.01-µF low-leakage capacitor from this pin to GND to store the voltage to which VIN_DC will be regulated, provided by the MPPT sample circuit.
5	EN	input	Active-low digital programming input for enabling or disabling the IC; connect to GND to enable the IC.
6	VOUT_EN	input	Active-high digital programming input for enabling or disabling the buck converter; connect to VSTOR to enable the buck converter.
7	VBAT_OV	input	Connect to the midpoint of an external resistor divider between VRDIV and GND to set the VBAT overvoltage threshold.
8	VRDIV	output	High side of the resistor divider networks; connect to this biasing voltage.
9	NC	unconnected	Listed as NC in the pin table but the datasheet instructs connecting it to ground using the IC's PowerPAD.
10	OK_HYST	input	Connect to the midpoint of an external resistor divider between VRDIV and GND to set the VBAT_OK hysteresis threshold; connect to GND if not used.
11	OK_PROG	input	Connect to the midpoint of an external resistor divider between VRDIV and GND to set the VBAT_OK threshold; connect to GND if not used.
12	VOUT_SET	input	Connect to the midpoint of an external resistor divider between VRDIV and GND to set the VOUT regulation set point.
13	VBAT_OK	output	Digital battery-good indicator output, internally referenced to the VSTOR voltage; leave floating if not used.
14	VOUT	output	Buck converter output; connect at least a 22 µF output capacitor between this pin and pin 15 (VSS).
15	VSS	power_in	Power ground for the buck converter and analog/signal ground for the resistor dividers and VREF_SAMP capacitor.
16	LBUCK	bidirectional	Inductor connection for the buck converter switching node; connect at least a 4.7 µH inductor between this pin and pin 14 (VOUT).
17	NC	unconnected	Listed as NC in the pin table but the datasheet instructs connecting it to ground using the IC's PowerPAD.
18	VBAT	power_in	Connect a rechargeable storage element with at least 100 µF of equivalent capacitance between this pin and either VSS pin.
19	VSTOR	output	Output of the boost charger; connect at least a 4.7 µF capacitor in parallel with a 0.1 µF capacitor as close as possible between this pin and pin 1 (VSS).
20	LBOOST	bidirectional	Inductor connection for the boost charger switching node; connect a 22 µH inductor between this pin and pin 2 (VIN_DC).
21	EP	passive	Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter	Value
Manufacturer	Texas Instruments
Package	VQFN-20-EP(3.5x3.5)
Category	Power Management (PMIC)
Pins	21

CAD (KiCad official)

Symbol: BQ25570RGRT
Footprint: Package_DFN_QFN:QFN-20-1EP_3.5x3.5mm_P0.5mm_EP2x2mm
3D model: VQFN-20-EP(3.5x3.5), generated from the KiCad footprint (body from the F.Fab outline, terminals on the pads, 0.9 mm nominal QFN height). Neither the vendor nor KiCad ships a 3D model for this package, so the dimensions are nominal, not the manufacturer's CAD (STEP)
3D model files: bq25570rgrt-etched.step / bq25570rgrt-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq25570rgrt.step / bq25570rgrt.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

Datasheet: Texas Instruments datasheet (46 pp, sha256 87e66e0264e36d59, retrieved 2026-10-11, tier: lcsc)
Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF