Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

BQ24195RGER

Texas Instruments · Battery Management · VQFN-24-EP(4x4)

BQ24195RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBUS power_in Charger input voltage from 3.9V to 17V with internal reverse-blocking MOSFET.
2 D+ input USB positive data line for bc1.2 host and charging port detection.
3 D- input USB negative data line for bc1.2 host and charging port detection.
4 STAT output Open-drain charge status output: LOW indicates charging in progress, HIGH indicates charge complete or disabled, blinking at 1Hz indicates fault condition.
5 SCL input I2C serial clock input; connect through 10kΩ pull-up resistor to logic rail.
6 SDA bidirectional I2C serial data bidirectional; connect through 10kΩ pull-up resistor to logic rail.
7 INT output Open-drain interrupt output sending 256µs active-low pulse to host on device status or fault event.
8 OTG input USB mode current limit selection: LOW=100mA, HIGH=500mA; active-high boost mode enable pin.
9 CE input Active-low charge enable pin; charging enabled when REG01[5:4]=01 and CE pin is LOW.
10 ILIM input Analog input for maximum input current limit setting via external resistor to GND; regulated at 1V with minimum 500mA limit.
11 TS1 input Negative temperature coefficient thermistor analog input #1 for battery temperature monitoring and charging protection.
12 TS2 input Negative temperature coefficient thermistor analog input #2; must be shorted together with TS1.
13 BAT power_in Battery positive terminal connection with internal BATFET gate control from SYS node.
14 BAT power_in Battery positive terminal secondary connection point for parallel current distribution.
15 SYS power_out System rail output connection point regulated 150mV above minimum system voltage setting (default 3.5V).
16 SYS power_out System rail secondary connection point for parallel current distribution.
17 PGND power_in Power ground for high-current converter; internally connected to LSFET source.
18 PGND power_in Power ground secondary connection for thermal via connection to ground plane.
19 SW output Switching node between high-side and low-side FETs connected to output inductor.
20 SW output Switching node secondary connection point for parallel current distribution.
21 BTST power_out Bootstrap supply for high-side gate driver; connect 47nF capacitor from SW to BTST.
22 REGN power_out Regulated bias supply output (5.6V to 6.4V) for PWM gate drivers and temperature sensing network.
23 PMID power_out Boost mode voltage output at 5.1V; capable of supplying 2.1A for bq24195 or 1.0A for bq24195L.
24 VBUS power_in Charger input voltage from 3.9V to 17V with internal reverse-blocking MOSFET.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: BQ24195RGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: bq24195rger-etched.step / bq24195rger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq24195rger.step / bq24195rger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 c48bf3aea1172c0d, retrieved 2026-09-24, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF