component

BQ24193RGER

Public Made by Adom

by adom

Texas Instruments Battery Management, VQFN-24-EP(4x4). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.

componentpower management (pmic)bq24193rgerfactory-2.0.0extractor-text
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 2d ago
viewers bq24193rger: viewers · Ray 2d ago
bq24193rger-etched.glb bq24193rger: factory component page (tier=lcsc) · Ray 2d ago
bq24193rger-etched.step bq24193rger: factory component page (tier=lcsc) · Ray 2d ago
bq24193rger-hero.glb Publish 0.1.0 · Ray 2d ago
bq24193rger-hero.overlay.json Publish 0.1.0 · Ray 2d ago
bq24193rger.glb Publish 0.1.0 · Ray 2d ago
bq24193rger.kicad_mod Publish 0.1.0 · Ray 2d ago
bq24193rger.kicad_sym Publish 0.1.0 · Ray 2d ago
bq24193rger.lbr Publish 0.1.0 · Ray 2d ago
bq24193rger.step Publish 0.1.0 · Ray 2d ago
package.json Publish 0.1.0 · Ray 2d ago
page.json Set visibility: public · Ray 2d ago
README.md Initial commit: component/bq24193rger · Ray 2d ago

BQ24193RGER

Texas Instruments · Battery Management · VQFN-24-EP(4x4)

BQ24193RGER from Texas Instruments, in a VQFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VBUS power_in Charger input voltage with operating range 3.9V to 17V; internal reverse blocking MOSFET connected between VBUS and PMID.
2 PSEL input Digital power source selection input; High for USB host source, Low for adapter source.
3 PG output Open-drain power good indicator; LOW when input voltage between UVLO and ACOV above SLEEP threshold and current limit above 30 mA.
4 STAT output Open-drain charge status output; LOW for charging in progress, HIGH for complete or disabled, blinking at 1 Hz on fault.
5 SCL input I²C interface clock input.
6 SDA bidirectional I²C interface data bidirectional pin.
7 INT output Open-drain interrupt output; sends active low 256-µs pulse to host to report charger status and fault conditions.
8 OTG input USB current limit selection for buck mode (500 mA when High, 100 mA when Low) and boost mode enable when REG01[5:4]=10.
9 CE input Active-low charge enable input; battery charging enabled when REG01[5:4]=01 and CE Low.
10 ILIM input Analog input pin sets maximum input current limit via resistor to ground; minimum 500 mA programmed on pin.
11 TS1 input Analog temperature sensor input #1 for NTC thermistor; charge suspends when out of range, must be connected with TS2.
12 TS2 input Analog temperature sensor input #2 for NTC thermistor; charge suspends when out of range, must be connected with TS1.
13 BAT power_in Positive battery terminal connection to internal BATFET switch between BAT and SYS.
14 BAT power_in Positive battery terminal connection to internal BATFET switch between BAT and SYS.
15 SYS power_out System power output node; switch-mode converter maintains SYS above minimum system voltage when battery falls below threshold.
16 SYS power_out System power output node; switch-mode converter maintains SYS above minimum system voltage when battery falls below threshold.
17 PGND power_in Power ground for high-current converter sections; internally connected to n-channel LSFET source.
18 PGND power_in Power ground for high-current converter sections; internally connected to n-channel LSFET source.
19 SW output Analog switching node connected to output inductor; connects HSFET source and LSFET drain internally.
20 SW output Analog switching node connected to output inductor; connects HSFET source and LSFET drain internally.
21 BTST power_out Bootstrap supply for PWM high-side gate driver; internally connected to bootstrap diode anode.
22 REGN power_out PWM low-side driver positive supply output connected to bootstrap diode cathode; also bias rail for TS1 and TS2.
23 PMID output Analog intermediate power node connected to reverse blocking MOSFET drain and HSFET drain.
24 VBUS power_in Charger input voltage with operating range 3.9V to 17V; internal reverse blocking MOSFET connected between VBUS and PMID.
25 PAD passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package VQFN-24-EP(4x4)
Category Power Management (PMIC)
Pins 25

CAD (KiCad official)

  • Symbol: BQ24193RGER
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: VQFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: bq24193rger-etched.step / bq24193rger-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq24193rger.step / bq24193rger.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (50 pp, sha256 f1d19ea554dcd19c, retrieved 2026-10-03, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF