main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 29d ago
viewers bq24079rgtr: viewers · Ray 29d ago
bq24079rgtr-etched.glb bq24079rgtr: factory component page (tier=mfr) · Ray 29d ago
bq24079rgtr-etched.step bq24079rgtr: factory component page (tier=mfr) · Ray 29d ago
bq24079rgtr-hero.glb bq24079rgtr: hero GLB from the etched model (keeps the MPN mark) · Ray 29d ago
bq24079rgtr-hero.overlay.json Publish 0.1.0 · Ray 29d ago
bq24079rgtr.glb Publish 0.1.0 · Ray 29d ago
bq24079rgtr.kicad_mod Publish 0.1.0 · Ray 29d ago
bq24079rgtr.kicad_sym Publish 0.1.0 · Ray 29d ago
bq24079rgtr.lbr Publish 0.1.0 · Ray 29d ago
bq24079rgtr.step Publish 0.1.0 · Ray 29d ago
package.json Publish 0.1.0 · Ray 29d ago
page.json Set visibility: public · Ray 29d ago
README.md Publish 0.1.0 · Ray 29d ago

BQ24079RGTR

Texas Instruments · Battery Management · QFN-16-EP(3x3)

BQ24079RGTR from Texas Instruments, in a QFN-16-EP(3x3). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 TS input External NTC thermistor input that monitors a 10 kΩ NTC in the battery pack; if TS is unused, a 10 kΩ fixed resistor from TS to VSS is required to hold a valid voltage level.
2 BAT bidirectional Charger power stage output and battery voltage sense input that connects to the battery positive terminal and must be bypassed to VSS with a 4.7 µF to 47 µF ceramic capacitor.
3 BAT bidirectional Charger power stage output and battery voltage sense input that connects to the battery positive terminal and must be bypassed to VSS with a 4.7 µF to 47 µF ceramic capacitor.
4 CE input Active-low charge enable input where a high level disables battery charging (OUT stays active and battery supplement remains available) and a low level enables the charger; it is internally pulled down with about 285 kΩ and must not be left unconnected.
5 EN2 input Input current limit configuration input that works with EN1 to select the maximum input current and USB compliance mode per Table 7-2; it is internally pulled down with about 285 kΩ and must not be left unconnected.
6 EN1 input Input current limit configuration input that works with EN2 to select the maximum input current and USB compliance mode per Table 7-2; it is internally pulled down with about 285 kΩ and must not be left unconnected.
7 PGOOD output Open-drain power good output that pulls to VSS when a valid input source is detected and is high impedance when the input is outside the specified limits, connected to a logic rail through 1 kΩ to 100 kΩ or used with an LED.
8 VSS power_in Ground pin that must be connected to the thermal pad and the ground rail of the circuit and must be connected to ground at all times.
9 CHG output Open-drain charging status output that pulls to VSS while charging and is high impedance when charging is complete or the charger is disabled, connected to a logic rail through 1 kΩ to 100 kΩ or used with an LED.
10 OUT output System supply output that provides a regulated voltage when the input is below the OVP threshold and above the regulation voltage, is connected to VBAT when the input is out of range except when SYSOFF is high, and must be bypassed to VSS with 4.7 µF to 47 µF ceramic.
11 OUT output System supply output that provides a regulated voltage when the input is below the OVP threshold and above the regulation voltage, is connected to VBAT when the input is out of range except when SYSOFF is high, and must be bypassed to VSS with 4.7 µF to 47 µF ceramic.
12 ILIM input Adjustable current limit programming input where a 1100 Ω to 8 kΩ resistor to VSS sets the maximum input current in EN2=1, EN1=0 mode, and leaving it unconnected disables all charging.
13 IN input Input power connection for the external DC supply with an operating range of 4.35 V to 6.6 V for the BQ24079 per Table 7-1, which can accept up to 26 V without damage but operation is suspended, and it requires a 1 µF to 10 µF bypass capacitor to VSS.
14 TMR input Timer programming input where a 18 kΩ to 72 kΩ resistor to VSS sets the pre-charge and fast-charge safety timers, connecting it to VSS disables all safety timers, and leaving it unconnected selects the default timers.
15 SYSOFF input System enable input where a high level turns off the FET connecting the battery to the system output and also disables charging when an adapter is connected, a low level gives normal operation, and it is internally pulled up to VBAT through about 5 MΩ and must not be left unconnected.
16 ISET bidirectional Fast-charge current programming input/output where a 590 Ω to 8.9 kΩ resistor to VSS sets the fast-charge current, charging is disabled if left unconnected, and its voltage reflects the actual charge current while charging.
17 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Texas Instruments
Package QFN-16-EP(3x3)
Category Power Management (PMIC)
Pins 17

CAD (KiCad official)

  • Symbol: BQ24079RGTR
  • Footprint: Package_DFN_QFN:QFN-16-1EP_3x3mm_P0.5mm_EP1.7x1.7mm
  • 3D model: QFN-16-EP(3x3) (KiCad packages3D, STEP)
  • 3D model files: bq24079rgtr-etched.step / bq24079rgtr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bq24079rgtr.step / bq24079rgtr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Texas Instruments datasheet (55 pp, sha256 4fe4e4f9855501f8, retrieved 2026-10-10, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF