component
BQ2018SN-E1TR
Public Made by Adomby adom
Texas Instruments Battery Management, SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownBQ2018SN-E1TR
Texas Instruments · Battery Management · SOIC-8
BQ2018SN-E1TR from Texas Instruments, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | REG | output | Output of the OTA that drives an external pass n-channel JFET to provide an optional supply regulated at 3.7V nominal. |
| 2 | VCC | power_in | Supply voltage input, 3.7V ±200mV when regulated by the REG output, or 2.8V to 5.5V valid operating range when REG is not used. |
| 3 | VSS | power_in | Ground. |
| 4 | HDQ | bidirectional | Open-drain bi-directional data input/output to the host, requiring a pullup/down resistor in the battery pack to disable/enable sleep mode if the pack is removed from the system. |
| 5 | RBI | power_in | Register backup input that maintains the internal register states while VCC is below the minimum operating voltage. |
| 6 | SR2 | input | Current sense input connecting to the sense resistor and the negative terminal of the pack, with a valid input range of ±200mV. |
| 7 | SR1 | input | Current sense input connecting to the sense resistor and the negative terminal of the battery, with a valid input range of ±200mV (VSR1 < VSR2 indicates discharge, VSR1 > VSR2 indicates charge). |
| 8 | WAKE | output | Wake-up output asserted (low) to indicate charge or discharge activity above a programmed minimal level, and High Z when below that level. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Texas Instruments |
| Package | SOIC-8 |
| Category | Power Management (PMIC) |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
BQ2018SN-E1TR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
bq2018sn-e1tr-etched.step/bq2018sn-e1tr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bq2018sn-e1tr.step/bq2018sn-e1tr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Texas Instruments datasheet (31 pp, sha256
f4821fba7e5475f5, retrieved 2026-10-08, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).