component
BM8563EHA
Public Made by Adomby adom
GATEMODE Real Time Clocks, TSSOP-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownBM8563EHA
GATEMODE · Real Time Clocks · TSSOP-8
BM8563EHA from GATEMODE, in a TSSOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | OSCI | input | Oscillator input for the 32.768 kHz quartz crystal, with an absolute input voltage limit of -0.5 V to +6.5 V and an external trimmer capacitance range of 5 to 25 pF. |
| 2 | OSCO | output | Oscillator output for the 32.768 kHz quartz crystal, with an on-pin capacitance COSCO specified at 15 to 35 pF. |
| 3 | INT | output | Open-drain interrupt output, active LOW, with an output voltage limit of -0.5 V to +6.5 V and a minimum LOW-level sink current of 1 mA at VOL = 0.4 V and VDD = 5 V. |
| 4 | VSS | power_in | Ground reference for the device (0 V). |
| 5 | SDA | bidirectional | Serial data line of the 400 kHz two-wire I2C-bus, with an input voltage limit of -0.5 V to +6.5 V and a minimum LOW-level sink current of 3 mA at VOL = 0.4 V and VDD = 5 V. |
| 6 | SCL | input | Serial clock input of the I2C-bus, operating up to 400 kHz, with an input voltage limit of -0.5 V to +6.5 V; the BM8563 treats SCL as an input only. |
| 7 | CLKOUT | output | Open-drain programmable clock output (32.768 kHz default, 1.024 kHz, 32 Hz, or 1 Hz) that becomes high-impedance when disabled, with an output voltage limit of -0.5 V to +6.5 V and a minimum LOW-level sink current of 1 mA; it becomes an input in EXT_CLK test mode. |
| 8 | VDD | power_in | Supply voltage: 1.2 V to 5.5 V for clock data integrity at 25 °C, 1.8 V to 5.5 V when the I2C-bus interface is active at 400 kHz, with an absolute maximum of -0.5 V to +6.5 V. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | GATEMODE |
| Package | TSSOP-8 |
| Category | Clock/Timing |
| Pins | 8 |
CAD (KiCad official)
- Symbol:
BM8563EHA - Footprint:
Package_SO:TSSOP-8_3x3mm_P0.65mm - 3D model: TSSOP-8 (KiCad packages3D, STEP)
- 3D model files:
bm8563eha-etched.step/bm8563eha-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bm8563eha.step/bm8563eha.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: GATEMODE datasheet (26 pp, sha256
469f7a60606a2ede, retrieved 2026-10-09, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).