main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs bl8079agcb5tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 2mo ago
bl8079agcb5tr-etched.fit.json bl8079agcb5tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
bl8079agcb5tr-etched.glb bl8079agcb5tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
bl8079agcb5tr-etched.step bl8079agcb5tr: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
bl8079agcb5tr.glb Publish 0.1.0 · Ray 2mo ago
bl8079agcb5tr.kicad_mod Publish 0.1.0 · Ray 2mo ago
bl8079agcb5tr.kicad_sym Publish 0.1.0 · Ray 2mo ago
bl8079agcb5tr.lbr rebuild the library on adom-lbr 2.32.0. The published copy was built by 2.18.0, which imported every KiCad roundrect an… · Ray 2mo ago
bl8079agcb5tr.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.2.0 · Ray 2mo ago
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray 2mo ago
page.json bl8079agcb5tr: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 1mo ago
README.md bl8079agcb5tr: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

BL8079AGCB5TR

BL Shanghai Belling · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-23-5

BL8079AGCB5TR from BL Shanghai Belling, in a SOT-23-5. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VIN power_in Supply voltage input. Operating range 2V to 6V (absolute max 8V). Bypass with a 1uF ceramic capacitor to GND close to the pin.
2 GND power_in Ground reference for the regulator.
3 EN input Enable input with internal pull-down resistor. Logic high (VENH >= 1.5V, up to VIN) enables the regulator; logic low (VENL <= 0.4V) reduces standby supply current to <1uA. Tie to VIN for always-on operation.
4 FB input Feedback input to the error amplifier. Sets output voltage via external resistor divider: VOUT = VFB * (1 + R1/R2), where VFB = 0.8V typ.
5 VOUT power_out Regulated output voltage, adjustable 0.8V-5.0V via FB divider. Delivers up to 600mA. Bypass with a 1uF ceramic capacitor to GND. Internal ~2kΩ discharge resistor pulls VOUT down when EN is low.

Key specifications

Parameter Value
Manufacturer BL Shanghai Belling
Package SOT-23-5
Category PMIC
Pins 5

Ordering variants

  • BL8079AGCB5TR
  • BL8079AGCB5TRCKCTR

CAD (KiCad official)

  • Symbol: BL8079AGCB5TR
  • Footprint: Package_TO_SOT_SMD:SOT-23-5
  • 3D model: SOT-23-5 (KiCad packages3D, STEP)
  • 3D model files: bl8079agcb5tr-etched.step / bl8079agcb5tr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bl8079agcb5tr.step / bl8079agcb5tr.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
bl8079agcb5tr.step 85 KB You want the bare part, or you mark your own boards.
bl8079agcb5tr-etched.step 2.6 MB You want the part with BL8079AGCB5TR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 613 faces against 102 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: BL Shanghai Belling datasheet (8 pp, sha256 3881eee0d6928b6f, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF