component
BL8064CC3TR50
Public Made by Adomby adom
BL Shanghai Belling Voltage Regulators - Linear, Low Drop Out (LDO) Regulators, SOT-89-3L. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
BL8064CC3TR50
BL Shanghai Belling · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3L
BL8064CC3TR50 from BL Shanghai Belling, in a SOT-89-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin. |
| 2 | Vin | power_in | Supply voltage input, 1.5V to 8V operating range (10V absolute maximum), with a recommended 1uF input capacitor. |
| 3 | Vout | power_out | Regulated output voltage, up to 200mA output current with current limit, with a recommended 1uF output capacitor. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | BL Shanghai Belling |
| Package | SOT-89-3L |
| Category | Power Management (PMIC) |
| Pins | 3 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage | Vout | 0.98 | 1.02 | x Vout | Cin=1uF, Cout=1uF, TA=25C, unless otherwise specified | 3 | |
| Output voltage accuracy (default suffix, no '1' in MPN) | -2 | 2 | % | Voltage accuracy suffix blank = ±2% default | 1 | ||
| Maximum Output Current | Iout(Max.) | 200 | mA | Vin-Vout=1V | 3 | ||
| Dropout Voltage (Input-Output Voltage Differential) | 600 | 1000 | mV | Iout=100mA, row Vout 1.8V | 3 | ||
| Line Regulation | 0.2 | 0.3 | %/V | Iout=10mA, 1.5V≤Vin≤8V | 3 | ||
| Load Regulation | 20 | 40 | mV | Vin=Set Vout+1V, 1mA≤Iout≤100mA | 3 | ||
| Quiescent Current | Iq | 1 | 5 | uA | Vin=Set Vout+1V | 3 | |
| Output Voltage Temperature Coefficient | 100 | ppm/C | Iout=10mA | 3 | |||
| CE Input Voltage "H" | Venh | 1.5 | V | 3 | |||
| CE Input Voltage "L" | Venl | 0 | 0.2 | V | 3 | ||
| Input Voltage | Vin | 8 | V | 3 | |||
| Max Input Voltage | 10 | V | 3 | ||||
| Operating Junction Temperature (Tj) | Tj | 125 | C | 3 | |||
| Ambient Temperature (Ta) | Ta | -40 | 85 | C | 3 | ||
| Power Dissipation SOT-89-3 | 500 | mW | SOT-89-3 package | 3 | |||
| Storage Temperature (Ts) | Ts | -40 | 150 | C | 3 | ||
| Lead Temperature | 260 | C | 10S | 3 | |||
| Input Voltage Range (recommended) | 8 | V | 3 | ||||
| Ambient Temperature (recommended) | -40 | 85 | C | 3 | |||
| Input capacitor Cin | Cin | 1 | uF | Ceramic capacitor recommended | 1 | ||
| Output capacitor Cout | Cout | 1 | uF | Ceramic capacitor recommended | 1 |
CAD (KiCad official)
- Symbol:
BL8064CC3TR50 - Footprint:
Package_TO_SOT_SMD:SOT-89-3 - 3D model: SOT-89-3L (KiCad packages3D, STEP)
- 3D model files:
bl8064cc3tr50-etched.step/bl8064cc3tr50-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bl8064cc3tr50.step/bl8064cc3tr50.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: BL Shanghai Belling datasheet (9 pp, sha256
1e0b78c647255af7, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# BL8064CC3TR50
**BL Shanghai Belling** · Voltage Regulators - Linear, Low Drop Out (LDO) Regulators · SOT-89-3L
BL8064CC3TR50 from BL Shanghai Belling, in a SOT-89-3L. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | GND | power_in | Ground pin. |
| 2 | Vin | power_in | Supply voltage input, 1.5V to 8V operating range (10V absolute maximum), with a recommended 1uF input capacitor. |
| 3 | Vout | power_out | Regulated output voltage, up to 200mA output current with current limit, with a recommended 1uF output capacitor. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | BL Shanghai Belling |
| Package | SOT-89-3L |
| Category | Power Management (PMIC) |
| Pins | 3 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Output Voltage | Vout | 0.98 | | 1.02 | x Vout | Cin=1uF, Cout=1uF, TA=25C, unless otherwise specified | 3 |
| Output voltage accuracy (default suffix, no '1' in MPN) | | -2 | | 2 | % | Voltage accuracy suffix blank = ±2% default | 1 |
| Maximum Output Current | Iout(Max.) | 200 | | | mA | Vin-Vout=1V | 3 |
| Dropout Voltage (Input-Output Voltage Differential) | | | 600 | 1000 | mV | Iout=100mA, row Vout 1.8V | 3 |
| Line Regulation | | | 0.2 | 0.3 | %/V | Iout=10mA, 1.5V≤Vin≤8V | 3 |
| Load Regulation | | | 20 | 40 | mV | Vin=Set Vout+1V, 1mA≤Iout≤100mA | 3 |
| Quiescent Current | Iq | | 1 | 5 | uA | Vin=Set Vout+1V | 3 |
| Output Voltage Temperature Coefficient | | | | 100 | ppm/C | Iout=10mA | 3 |
| CE Input Voltage "H" | Venh | 1.5 | | | V | | 3 |
| CE Input Voltage "L" | Venl | 0 | | 0.2 | V | | 3 |
| Input Voltage | Vin | | | 8 | V | | 3 |
| Max Input Voltage | | | | 10 | V | | 3 |
| Operating Junction Temperature (Tj) | Tj | | | 125 | C | | 3 |
| Ambient Temperature (Ta) | Ta | -40 | | 85 | C | | 3 |
| Power Dissipation SOT-89-3 | | | | 500 | mW | SOT-89-3 package | 3 |
| Storage Temperature (Ts) | Ts | -40 | | 150 | C | | 3 |
| Lead Temperature | | | | 260 | C | 10S | 3 |
| Input Voltage Range (recommended) | | | | 8 | V | | 3 |
| Ambient Temperature (recommended) | | -40 | | 85 | C | | 3 |
| Input capacitor Cin | Cin | | 1 | | uF | Ceramic capacitor recommended | 1 |
| Output capacitor Cout | Cout | | 1 | | uF | Ceramic capacitor recommended | 1 |
## CAD (KiCad official)
- Symbol: `BL8064CC3TR50`
- Footprint: `Package_TO_SOT_SMD:SOT-89-3`
- 3D model: SOT-89-3L (KiCad packages3D, STEP)
- 3D model files: `bl8064cc3tr50-etched.step` / `bl8064cc3tr50-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `bl8064cc3tr50.step` / `bl8064cc3tr50.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [BL Shanghai Belling datasheet](https://jlcpcb.com/api/file/downloadByFileSystemAccessId/8588954835604918272) (9 pp, sha256 `1e0b78c647255af7`, retrieved 2026-10-17, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-sonnet-5-5` (text+vision), consensus `claude-opus-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/bl8064cc3tr50-datasheet.pdf)