component
BL24C256A-PARC
Public Made by Adomby adom
BL Shanghai Belling EEPROM, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.
main
Ray
bl24c256a-parc: white body in tscircuit (pre-1.8 etch structure under an assembly instance); Ray 2026-10-19: black IC b…
cfe066f
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201
{
"schema_version": 1,
"type": "component",
"slug": "bl24c256a-parc",
"title": "BL24C256A-PARC",
"brief": "BL Shanghai Belling EEPROM, SOP-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.",
"version": "0.2.0",
"license": "CC-BY-SA-4.0",
"tags": [
"component",
"memory",
"bl24c256a-parc"
],
"component": {
"mpn": "BL24C256A-PARC",
"manufacturer": "BL Shanghai Belling",
"package": "SOP-8",
"pin_count": 8,
"category": "Memory",
"subcategory": "EEPROM",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/afcc56653b434d93b0fcd5b34fff8319.pdf",
"parts": {
"symbol": "bl24c256a-parc.kicad_sym",
"footprint": "bl24c256a-parc.kicad_mod",
"model_3d": "bl24c256a-parc-etched.glb",
"model_3d_plain": "bl24c256a-parc.glb",
"model_3d_step": "bl24c256a-parc-etched.step",
"model_3d_step_plain": "bl24c256a-parc.step",
"lbr": "bl24c256a-parc.lbr"
},
"distributor_links": {
"lcsc": "C90485"
},
"pins": [
{
"number": "1",
"name": "A0",
"type": "input",
"description": "Device address input bit 0. Hardwired to VCC or GND to select one of eight device addresses on the I2C bus. Internal proprietary bias pulls the pin to a logic low if left floating."
},
{
"number": "2",
"name": "A1",
"type": "input",
"description": "Device address input bit 1. Hardwired to VCC or GND to select one of eight device addresses on the I2C bus. Internal proprietary bias pulls the pin to a logic low if left floating."
},
{
"number": "3",
"name": "A2",
"type": "input",
"description": "Device address input bit 2. Hardwired to VCC or GND to select one of eight device addresses on the I2C bus. Internal proprietary bias pulls the pin to a logic low if left floating."
},
{
"number": "4",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the device."
},
{
"number": "5",
"name": "SDA",
"type": "bidirectional",
"description": "I2C serial data line. Open-drain bidirectional pin for serial data transfer; requires an external pull-up resistor to VCC. May be wire-ORed with other open-drain devices on the bus."
},
{
"number": "6",
"name": "SCL",
"type": "input",
"description": "I2C serial clock input. Data is clocked into the EEPROM on the positive edge and clocked out on the negative edge. Supports up to 1 MHz at VCC >= 2.5 V (400 kHz at 1.7-2.5 V)."
},
{
"number": "7",
"name": "WP",
"type": "input",
"description": "Write Protect. Tie to GND for normal read/write operation. When tied to VCC, the entire 256 Kbit memory array becomes write-protected (hardware data protection)."
},
{
"number": "8",
"name": "VCC",
"type": "power_in",
"description": "Positive supply voltage, 1.7 V to 5.5 V (2.5 V to 5.5 V for full 1 MHz operation). Typical read current 0.14 mA, write current 0.28 mA at VCC=5.0 V/400 kHz."
}
],
"provenance": {
"extractor": "ds2sf",
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/afcc56653b434d93b0fcd5b34fff8319.pdf",
"pages": 16,
"sha256": "5909eda557ab1e85",
"source_tier": "lcsc"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 8,
"described": 8,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"pin1": {
"pad": "1",
"at": [
-2.475,
-1.905
],
"corner": "top-left",
"source": "silk-marker",
"derived_from": "SOIC-8_3.9x4.9mm_P1.27mm@sha256:074ecb2092b24fa4",
"mark": "drawn"
},
"models_3d": [
{
"file": "bl24c256a-parc.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "07f46cff378d30e6c27dfd5a03092c795323f86d91c71fc7e743f4f418dc553a",
"checked": "2026-10-07",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "bl24c256a-parc-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
6,
4.9,
1.75
],
"zmin_mm": 0,
"centre_offset_mm": 0,
"footprint_binding": "identity",
"sha256": "b79fe650481b47b46b9f44c96242ca85ed205997330dac69fc7f69b68c5d29fd",
"checked": "2026-10-23",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
},
"metadata": {
"specs": {
"Manufacturer": "BL Shanghai Belling",
"Package": "SOP-8",
"Category": "Memory",
"Pins": "8"
}
},
"sections": [
"hero",
"viewers",
"readme",
"breadcrumbs",
"info"
],
"discovery_triggers": [
"bl24c256a-parc"
],
"discovery_pitch": "BL24C256A-PARC (BL Shanghai Belling) component page with datasheet-verified CAD.",
"author": {
"name": "Ray"
},
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"bl24c256a-parc.kicad_sym",
"bl24c256a-parc.kicad_mod",
"bl24c256a-parc.glb",
"bl24c256a-parc.step",
"bl24c256a-parc-etched.step",
"bl24c256a-parc.lbr",
"docs/hero.png",
"docs/bl24c256a-parc-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html"
],
"visibility": {
"public": true
},
"updated_at": "2026-09-24T17:49:01.727Z"
}