Loads on click. Unloads only if this page sits in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads on click. Unloads only if this page sits in the background.

PCB Footprint

Open full view ↗
Loads on click. Unloads only if this page sits in the background.
Loads on click. Unloads only if this page sits in the background.
Download PDF
Contents

README

markdown

BL0930E

BL Shanghai Belling · Energy Metering · SOP-16

BL0930E from BL Shanghai Belling, in a SOP-16. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive power supply (+5V) for analog and digital circuits; operating voltage must be maintained at 5V±5%.
2 V2P input Positive input of voltage sampling signal; maximum differential input voltage 165mV.
3 V2N input Negative input of voltage sampling signal; maximum differential input voltage 165mV.
4 V1N input Negative input of current sampling signal; maximum differential input voltage 660mV.
5 V1P input Positive input of current sampling signal; maximum differential input voltage 660mV.
6 GND power_in Circuit ground reference point.
7 VREF power_in Reference voltage terminal; on-chip reference voltage 2.42V±8% with temperature coefficient 30ppm/°C, or accepts external 2.5V reference input.
8 SCF input High-frequency calibration pulse selection input; combined with S1 and S0 to select CF output frequency.
9 S1 input Frequency selection input; combined with S0 to select different output frequencies for different meter constants.
10 S0 input Frequency selection input; combined with S1 to select different output frequencies for different meter constants.
11 G input System gain selection for current channel; logic 1 = gain 1 (660mV max), logic 0 = gain 16 (41mV max).
12 REVP output Reverse active power indicator output; outputs high level when phase difference between current and voltage channels exceeds 90°.
13 NC unconnected No connection.
14 CF output High-speed calibration pulse output; output frequency proportional to instantaneous active power.
15 F2 output Low-speed logic output; output frequency proportional to average active power; non-overlapping with F1; drives stepper motors.
16 F1 output Low-speed logic output; output frequency proportional to average active power; non-overlapping with F2; drives stepper motors.

Key specifications

Parameter Value
Manufacturer BL Shanghai Belling
Package SOP-16
Category Data Acquisition
Pins 16

CAD (KiCad official)

  • Symbol: BL0930E
  • Footprint: Package_SO:SOIC-16_3.9x9.9mm_P1.27mm
  • 3D model: SOP-16 (KiCad packages3D, STEP)
  • 3D model files: bl0930e-etched.step / bl0930e-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bl0930e.step / bl0930e.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: BL Shanghai Belling datasheet (10 pp, sha256 84e10e4fc904ba8a, retrieved 2026-09-17, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.2, primary claude-haiku-4-5-20251001 (text), consensus claude-sonnet-4-6 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF