main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 17d ago
viewers bdr6301: viewers · Ray 17d ago
bdr6301-etched.glb Publish 0.1.0 · Ray 17d ago
bdr6301-etched.step bdr6301: factory component page (tier=lcsc) · Ray 17d ago
bdr6301-hero.glb bdr6301: hero GLB from the etched model (keeps the MPN mark) · Ray 17d ago
bdr6301-hero.overlay.json Publish 0.1.0 · Ray 17d ago
bdr6301.glb Publish 0.1.0 · Ray 17d ago
bdr6301.kicad_mod Publish 0.1.0 · Ray 17d ago
bdr6301.kicad_sym Publish 0.1.0 · Ray 17d ago
bdr6301.lbr Publish 0.1.0 · Ray 17d ago
bdr6301.step Publish 0.1.0 · Ray 17d ago
package.json Publish 0.1.0 · Ray 17d ago
page.json Set visibility: public · Ray 17d ago
README.md Publish 0.1.0 · Ray 17d ago

BDR6301

Bardeen Micro · MOSFETs · SOP-8

BDR6301 from Bardeen Micro, in a SOP-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VCC power_in Chip supply input with an operating range of 11 V to 20 V; a 0.1 uF high-frequency bypass capacitor is recommended to reduce high-frequency noise at the input.
2 HIN input Active-high logic input for the high-side MOS gate: 1 turns the high-side power MOS on and 0 turns it off; logic thresholds are 2.5 V minimum for high and 1.5 V maximum for low.
3 LIN input Active-low logic input for the low-side MOS gate: 0 turns the low-side power MOS on and 1 turns it off; logic thresholds are 2.5 V minimum for high and 1.5 V maximum for low.
4 GND power_in Chip ground terminal, which the datasheet says should be common with the MCU ground.
5 LO output Low-side gate drive output that controls the low-side N-channel power MOS on and off, rated for 1 A source and 1.5 A sink (PW ≤ 10 us).
6 VS power_in High-side floating ground reference; the absolute-maximum range is VB-25 V to VB+0.3 V.
7 HO output High-side gate drive output that controls the high-side N-channel power MOS on and off, referenced to VS with an absolute-maximum range of VS-0.3 V to VB+0.3 V.
8 VB power_in High-side floating bootstrap supply, with an absolute-maximum rating of 220 V; a bootstrap diode and capacitor are connected externally to it.

Key specifications

Parameter Value
Manufacturer Bardeen Micro
Package SOP-8
Category Transistors/Thyristors
Pins 8

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
High-side floating supply VB (absolute max) VB -0.3 220 V 3
Supply VCC (absolute max) VCC -0.3 25 V 3
High-side logic input HIN (absolute max) HIN -0.3 V 3
Low-side logic input LIN (absolute max) LIN -0.3 V 3
Low-side output LO (absolute max) LO -0.3 V 3
Ambient temperature TA -40 125 ℃ 3
Storage temperature Tstr -55 150 ℃ 3
Soldering temperature TL 300 ℃ 3
Supply voltage VCC Vcc 11 15 20 V 3
Logic input high voltage (all inputs) Vin(H) 2.5 V 所有输入控制信号 3
Logic input low voltage (all inputs) Vin(L) -0.3 0 1.5 V 所有输入控制信号 3
Logic input high-level current Iin(H) 20 uA Vin=5V 3
Logic input low-level current Iin(L) -20 uA Vin=0V 3
VCC turn-on threshold Vcc(on) 8.4 9.4 10.4 V 4
VCC turn-off threshold Vcc(off) 7.8 8.8 9.8 V 4
VB turn-on threshold VB(on) 7.7 8.7 9.7 V 4
VB turn-off threshold VB(off) 7.2 8.2 9.2 V 4
LO turn-on delay Ton 350 500 nS 见图 3 4
LO turn-off delay Toff 150 250 nS 见图 3 4
LO rise time Tr 180 300 nS 见图 3 4
LO fall time Tf 70 150 nS 见图 3 4
HO turn-on delay Ton 350 500 nS 见图 4 4
HO turn-off delay Toff 150 250 nS 见图 4 4
HO rise time Tr 180 300 nS 见图 4 4
HO fall time Tf 70 150 nS 见图 4 4
Dead time DT 100 200 300 nS 见图 5,无负载电容 CL=0 4
Static supply current Icc 95 uA 输入悬空,VCC=15V 3
IO source current IO+ 1 A Vo=0V,VIN=VIH PW≤10uS 4
IO sink current IO- 1.5 A Vo=12V,VIN=VIL PW≤10uS 4

CAD (KiCad official)

  • Symbol: BDR6301
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOP-8 (KiCad packages3D, STEP)
  • 3D model files: bdr6301-etched.step / bdr6301-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); bdr6301.step / bdr6301.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Bardeen Micro datasheet (9 pp, sha256 e56fe2d88c4dc44d, retrieved 2026-10-18, tier: lcsc)
  • Datasheet language: Chinese. Pin names, descriptions, and specs on this page were extracted and translated to English by ds2sf; the linked PDF is the manufacturer original.
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF