component
BD2671MWV-E2
Public Made by Adomby adom
ROHM Semicon DC-DC Converters, QFN-68-EP(8x8). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 17d ago |
| viewers | 17d ago |
| bd2671mwv-e2-etched.glb | 17d ago |
| bd2671mwv-e2-etched.step | 17d ago |
| bd2671mwv-e2-hero.glb | 17d ago |
| bd2671mwv-e2-hero.overlay.json | 17d ago |
| bd2671mwv-e2.glb | 17d ago |
| bd2671mwv-e2.kicad_mod | 17d ago |
| bd2671mwv-e2.kicad_sym | 17d ago |
| bd2671mwv-e2.lbr | 17d ago |
| bd2671mwv-e2.step | 17d ago |
| package.json | 17d ago |
| page.json | 17d ago |
| README.md | 17d ago |
BD2671MWV-E2
ROHM Semicon · DC-DC Converters · QFN-68-EP(8x8)
BD2671MWV-E2 from ROHM Semicon, in a QFN-68-EP(8x8). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VDDQ_PWM | output | VDDQ PWM output for an external driver, operating at the 5V (VSYS_V5A_1) level. |
| 2 | DDR_SEL0 | input | Configuration pin setting the VDDQ and LDO_VPP nominal voltage level and Boot/OFF sequence, 5V level from VSYS_V5A_0. |
| 3 | VTT_FBP | input | VDDQ_VTT sense feedback input, nominal VDDQ/2. |
| 4 | VSYS_V5A_1 | power_in | 5V power supply for VDDQ and VDDQ_VTT. |
| 5 | VTT_VIN | power_in | VDDQ_VTT Vin input, supplied from VDDQ. |
| 6 | VTT0 | power_out | VDDQ_VTT output, nominal VDDQ/2. |
| 7 | VTT1 | power_out | VDDQ_VTT output, nominal VDDQ/2. |
| 8 | V1P8A_VIN0 | power_in | V1P8A Vin input, 5V level. |
| 9 | V1P8A_VIN1 | power_in | V1P8A Vin input, 5V level. |
| 10 | V1P8A_LX0 | output | V1P8A switch node, connected to V1P8A_VIN. |
| 11 | V1P8A_LX1 | output | V1P8A switch node, connected to V1P8A_VIN. |
| 12 | DDR_SEL1 | input | Configuration pin setting the VDDQ and LDO_VPP nominal voltage level and Boot/OFF sequence, 5V level from VSYS_V5A_0. |
| 13 | V1P8A_FBP | input | V1P8A sense feedback input, nominal 1.8V. |
| 14 | LDO_VPP_VIN | power_in | LDO_VPP Vin input, supplied from V3P3A. |
| 15 | LDO_VPP | power_out | LDO_VPP output, 1.8V or 2.5V automatically selected by the DDR_SEL pin configuration. |
| 16 | LDO_VPP_FBP | input | LDO_VPP sense feedback input. |
| 17 | DDR_SEL2 | input | Configuration pin setting the VDDQ and LDO_VPP nominal voltage level and Boot/OFF sequence, 5V level from VSYS_V5A_0. |
| 18 | PCH_PWROK | output | Open-drain output asserted when all PMIC rail power are good, 5V tolerant. |
| 19 | RSMRST_B | output | Open-drain always-ON rail power good output, 5V tolerant. |
| 20 | SLP_S0_B | input | Power state control input, 5V tolerant. |
| 21 | SLP_S3_B | input | Power state control input, 5V tolerant. |
| 22 | SLP_S4_B | input | Power state control input, 5V tolerant. |
| 23 | V1P2A_LX0 | output | V1P2A switch node, connected to V1P2A_VIN. |
| 24 | V1P2A_LX1 | output | V1P2A switch node, connected to V1P2A_VIN. |
| 25 | V1P2A_VIN0 | power_in | V1P2A Vin input, 5V level. |
| 26 | V1P2A_VIN1 | power_in | V1P2A Vin input, 5V level. |
| 27 | V1P2A_FBP | input | V1P2A sense feedback input, nominal 1.20V. |
| 28 | GND0 | power_in | Analog ground. |
| 29 | VDD_V1P8A | power_in | 1.8V input pin, supplied from V1P8A; also the 5V-tolerant reference for several control pins. |
| 30 | LDO15 | power_out | Power supply for PMIC internal use, nominal 1.5V. |
| 31 | VSYS_V5A_0 | power_in | 5V power supply for PMIC reference. |
| 32 | EXTMODE | input | Configuration pin for VNN and VCCGI external mode, 5V level from VSYS_V5A_0. |
| 33 | PMIC_EN | input | PMIC enable input, 5V level from VSYS_V5A_0. |
| 34 | THERMTRIP_B | input | Thermal shutdown input, 5V tolerant. |
| 35 | PROCHOT_B | output | Open-drain output indicating PMIC thermal events, 5V tolerant. |
| 36 | DATA | bidirectional | I2C data line, 5V tolerant. |
| 37 | CLK | input | I2C clock input, 5V tolerant. |
| 38 | IRQ_B | output | Open-drain active-low PMIC interrupt output, 5V tolerant. |
| 39 | TEST0 | input | Test pin for PMIC, tie to GND or leave open. |
| 40 | VCCRAM_LX00 | output | VCCRAM switch node 0, connected to VCCRAM_VIN. |
| 41 | VCCRAM_LX01 | output | VCCRAM switch node 0, connected to VCCRAM_VIN. |
| 42 | VCCRAM_VIN0 | power_in | VCCRAM Vin input, 5V level. |
| 43 | VCCRAM_VIN1 | power_in | VCCRAM Vin input, 5V level. |
| 44 | VCCRAM_LX10 | output | VCCRAM switch node 1, connected to VCCRAM_VIN. |
| 45 | VCCRAM_LX11 | output | VCCRAM switch node 1, connected to VCCRAM_VIN. |
| 46 | GND1 | power_in | Analog ground. |
| 47 | VCCRAM_FBP | input | VCCRAM sense feedback input, nominal 1.05V. |
| 48 | VCCGI_DRVEN | output | VCCGI output to enable external driver, 5V level from VSYS_V5A_2. |
| 49 | VCCGI_PWM | output | VCCGI PWM output for external driver, 5V level from VSYS_V5A_2. |
| 50 | VSYS_V5A_2 | power_in | 5V power supply for VCCGI. |
| 51 | VCCGI_CSP | input | VCCGI positive current sense input, 5V level. |
| 52 | VCCGI_CSN | input | VCCGI negative current sense input, 5V level. |
| 53 | VCCGI_VOS | input | VCCGI output voltage sense input. |
| 54 | VCCGI_FBP | input | VCCGI positive feedback input. |
| 55 | VCCGI_FBN | input | VCCGI negative feedback input. |
| 56 | VNN_FBP | input | VNN sense feedback input, referenced to the VDDQ level. |
| 57 | VSYS | input | System voltage detection and voltage sense input, rated 21V. |
| 58 | VNN_LX00 | output | VNN switch node 0, connected to VNN_VIN. |
| 59 | VNN_LX01 | output | VNN switch node 0, connected to VNN_VIN. |
| 60 | VNN_VIN0 | power_in | VNN VIN input, 5V level. |
| 61 | VNN_VIN1 | power_in | VNN VIN input, 5V level. |
| 62 | VNN_LX10 | output | VNN switch node 1, connected to VNN_VIN. |
| 63 | VNN_LX11 | output | VNN switch node 1, connected to VNN_VIN. |
| 64 | GND2 | power_in | Analog ground. |
| 65 | VDDQ_FBP | input | VDDQ sense feedback input. |
| 66 | VDDQ_CSN | input | VDDQ negative current sense input, 5V level. |
| 67 | VDDQ_CSP | input | VDDQ positive current sense input, 5V level. |
| 68 | VDDQ_DRVEN | output | VDDQ output to enable external driver, 5V level from VSYS_V5A_1. |
| 69 | PGND | power_in | Power ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | ROHM Semicon |
| Package | QFN-68-EP(8x8) |
| Category | Power Management (PMIC) |
| Pins | 69 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Voltage range in PIN VSYS | VCC1 | -0.3 | 28 | V | 13 | ||
| Voltage range in PINs VSYS_V5A_0/1/2, VNN_VIN0/1, VCCRAM_VIN0/1, V1P8A_VIN0/1, V1P2A_VIN0/1, VTT_VIN, LDO_VPP_VIN | VCC2 | -0.3 | 6 | V | 13 | ||
| Voltage range in PIN VDD_V1P8A | VCC3 | -0.3 | 3.6 | V | 13 | ||
| Voltage range in PIN LDO15 | VCC4 | -0.3 | 2.1 | V | 13 | ||
| Voltage range in PINs VNN_LX, VCCRAM_LX, V1P8A_LX, V1P2A_LX (switch nodes) | VLX | -1 | 7 | V | DC (min -2.0 V for 10ns) | 13 | |
| Voltage range in PINs DDR_SEL0/1/2, PROCHOT_B, VTT, VTT_FBP, SLP_S0_B, SLP_S3_B, SLP_S4_B, LDO_VPP, PMIC_EN, EXTMODE, CLK, DATA, THERMTRIP_B, VCCGI_VOS/CSN/CSP/PWM/DRVEN, VDDQ_CSN/CSP/PWM/DRVEN, IRQ_B, PCH_PWROK, RSMRST_B | VPIN1 | -0.3 | 6 | V | 13 | ||
| Voltage range in PINs VNN_FBP, VCCGI_FBP, VCCGI_FBN, VCCRAM_FBP, V1P8A_FBP, V1P2A_FBP, VDDQ_FBP | VPIN2 | -0.3 | 2.1 | V | 13 | ||
| Maximum Junction Temperature | Tjmax | 150 | ºC | 13 | |||
| Storage Temperature | Tstg | -50 | 150 | ºC | 13 | ||
| VSYS Supply Voltage | VSYS | 5.4 | 12.6 | 21 | V | 14 | |
| VSYS_V5A Supply Voltage | VSYS_V5A | 4.5 | 5 | 5.25 | V | 14 | |
| VDD_V1P8A Supply Voltage | VDD_V18 | 1.71 | 1.8 | 1.89 | V | 14 | |
| VPP_VIN Supply Voltage | VPP_VIN | 3.1 | 3.3 | 3.6 | V | 14 | |
| Operating Temperature Range | TOPR | -40 | 25 | 85 | °C | 14 | |
| PMIC POR Detect Voltage | VUVLODT | 3.8 | 3.9 | 4 | V | VSYS_V5A_0=Sweep down | 17 |
| VSYS UVLO Detect Voltage | VVDETDT | 5.265 | 5.4 | 5.535 | V | VSYS=Sweep down | 17 |
| VNN Output Voltage | VO1_B1 | 1.039 | 1.05 | 1.061 | V | VID=1.05V, PWM mode | 21 |
| VNN Ripple Voltage | VRP_B1 | 5 | 21 | mVP-P | PFM mode, IOUT=10mA | 21 | |
| VNN Transient Droop Voltage 1 | VDRP_B1 | 42 | mV | TR=1000ns, IOUT=1500mA to 5000mA | 21 | ||
| VNN Transient Overshoot Voltage 1 | VOVS_B1 | 42 | mV | TF=1000ns, IOUT=5000mA to 1500mA | 21 | ||
| VNN Maximum Output Current | IMAX_B1 | 5000 | mA | 21 | |||
| VNN Output Voltage Slew Rate | SRB1 | 2.5 | 3.125 | 3.75 | mV/μs | VOUT=20% to 80%; BUCK1_VID=0.5V to 1.05V and 1.05V to 0.5V | 21 |
| VCCGI Output Voltage | VO1_B2 | 0.99 | 1 | 1.01 | V | VID=1.00V, PWM mode | 24 |
| VCCGI Output Voltage Slew Rate | SRB2 | 2.5 | 3.125 | 3.75 | mV/μs | VOUT=20% to 80% of Target Voltage; BUCK2_VID=0.5V to 1.00V and 1.00V to 0.5V | 24 |
| VCCGI Maximum Output Current | IMAX_B2 | 25 | A | VCCGI_LIMSEL[2:0]=100 | 24 | ||
| VCCRAM Output Voltage 1 | VO1_B3 | 1.039 | 1.05 | 1.061 | V | PWM mode, BUCK3_VID[1:0]=11 | 26 |
| VCCRAM Output Voltage 2 | VO2_B3 | 1.089 | 1.1 | 1.111 | V | PWM mode, BUCK3_VID[1:0]=00 | 26 |
| VCCRAM Output Voltage 3 | VO3_B3 | 1.064 | 1.075 | 1.086 | V | PWM mode, BUCK3_VID[1:0]=01 | 26 |
| VCCRAM Output Voltage 4 | VO4_B3 | 0.99 | 1 | 1.01 | V | PWM mode, BUCK3_VID[1:0]=10 | 26 |
| VCCRAM Transient Droop Voltage 1 | VDRP_B3 | 42 | mV | Slew Rate=2.5A/μs, IOUT=900mA to 5000mA | 26 | ||
| VCCRAM Transient Overshoot Voltage 1 | VOVS_B3 | 42 | mV | Slew Rate=2.5A/μs, IOUT=5000mA to 900mA | 26 | ||
| VCCRAM Maximum Output Current | IMAX_B3 | 5000 | mA | 26 | |||
| V1P8A Output Voltage 1 | VO1_B4 | 1.782 | 1.8 | 1.818 | V | PWM mode, BUCK4_VID[1:0]=11 | 28 |
| V1P8A Output Voltage 2 | VO2_B4 | 1.861 | 1.88 | 1.899 | V | PWM mode, BUCK4_VID[1:0]=00 | 28 |
| V1P8A Output Voltage 3 | VO3_B4 | 1.831 | 1.85 | 1.869 | V | PWM mode, BUCK4_VID[1:0]=01 | 28 |
| V1P8A Output Voltage 4 | VO4_B4 | 1.811 | 1.83 | 1.849 | V | PWM mode, BUCK4_VID[1:0]=10 | 28 |
| V1P8A Transient Droop Voltage 1 | VDRP_B4 | 72 | mV | Slew Rate=2.5A/μs, IOUT=450mA to 3000mA | 28 | ||
| V1P8A Transient Overshoot Voltage 1 | VOVS_B4 | 72 | mV | Slew Rate=2.5A/μs, IOUT=3000mA to 450mA | 28 | ||
| V1P8A Maximum Output Current | IMAX_B4 | 3000 | mA | 28 | |||
| V1P2A Output Voltage 1 | VO1_B5 | 1.227 | 1.24 | 1.253 | V | PWM mode, BUCK5_VID[1:0]=10 | 30 |
| V1P2A Output Voltage 2 | VO2_B5 | 1.089 | 1.1 | 1.111 | V | PWM mode, BUCK5_VID[1:0]=00 | 30 |
| V1P2A Output Voltage 3 | VO3_B5 | 1.138 | 1.15 | 1.162 | V | PWM mode, BUCK5_VID[1:0]=01 | 30 |
| V1P2A Output Voltage 4 | VO4_B5 | 1.188 | 1.2 | 1.212 | V | PWM mode, BUCK5_VID[1:0]=11 | 30 |
| V1P2A Transient Droop Voltage 1 | VDRP_B5 | 48 | mV | Slew Rate=2.5A/μs, IOUT=750mA to 2500mA | 30 | ||
| V1P2A Transient Overshoot Voltage 1 | VOVS_B5 | 48 | mV | Slew Rate=2.5A/μs, IOUT=2500mA to 750mA | 30 | ||
| V1P2A Maximum Output Current | IMAX_B5 | 2500 | mA | 30 | |||
| VDDQ Output Voltage 1 | VO1_B6 | 1.188 | 1.2 | 1.212 | V | PWM mode, DDR_SEL2,1,0=(LLL), (LHH), (HLL), (HHH) | 33 |
| VDDQ Output Voltage 2 | VO2_B6 | 1.337 | 1.35 | 1.364 | V | PWM mode, DDR_SEL2,1,0=(LLH), (HLH) | 33 |
| VDDQ Output Voltage 3 | VO3_B6 | 1.089 | 1.1 | 1.111 | V | PWM mode, DDR_SEL2,1,0=(LHL), (HHL) | 33 |
| VDDQ Transient Droop Voltage 1 | VDRP_B6 | 48 | mV | Slew Rate=2.5A/μs, IOUT=2100mA to 7000mA | 33 | ||
| VDDQ Transient Overshoot Voltage 1 | VOVS_B6 | 48 | mV | Slew Rate=2.5A/μs, IOUT=7000mA to 2100mA | 33 | ||
| VDDQ Maximum Output Current | IMAX_B6 | 7 | A | VDDQ_LIMSEL[2:0]=001 | 33 | ||
| VDDQ_VTT Output Voltage 1 | VO1_VTT | 0.588 | 0.6 | 0.612 | V | DDR_SEL2,1,0=(LLL), (LHH), (HLL), (HHH) (VDDQ_FBP=1.200V) | 33 |
| VDDQ_VTT Output Voltage 2 | VO2_VTT | 0.662 | 0.675 | 0.688 | V | DDR_SEL2,1,0=(LLH), (HLH) (VDDQ_FBP=1.350V) | 33 |
| VDDQ_VTT Transient Droop Voltage 1 | VDRP_VTT | 18 | mV | Slew Rate=2.5A/μs, IOUT=150mA to 600mA, -600mA to -150mA | 33 | ||
| VDDQ_VTT Transient Overshoot Voltage 1 | VOVS_VTT | 18 | mV | Slew Rate=2.5A/μs, IOUT=600mA to 150mA, -150mA to -600mA | 33 | ||
| VDDQ_VTT Maximum Output Current | IMAX_VTT | -600 | 600 | mA | 33 | ||
| LDO_VPP Output Voltage 1 | VO1_VPP | 1.782 | 1.8 | 1.818 | V | DDR_SEL2,1,0=(LLL), (LHL), (HLL), (HLH) and (HHL), Io=1mA | 35 |
| LDO_VPP Output Voltage 2 | VO2_VPP | 2.475 | 2.5 | 2.525 | V | DDR_SEL2,1,0=(LHH) and (HHH), Io=1mA | 35 |
| LDO_VPP Maximum Output Current | IMAX_VPP | 1000 | mA | 35 |
CAD (KiCad official)
- Symbol:
BD2671MWV-E2 - Footprint:
Package_DFN_QFN:QFN-68-1EP_8x8mm_P0.4mm_EP5.2x5.2mm - 3D model: QFN-68-EP(8x8) (KiCad packages3D, STEP)
- 3D model files:
bd2671mwv-e2-etched.step/bd2671mwv-e2-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);bd2671mwv-e2.step/bd2671mwv-e2.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: ROHM Semicon datasheet (89 pp, sha256
9434fe5ad9fc2ab0, retrieved 2026-10-17, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).