main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs az75232gtr-g1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
viewers az75232gtr-g1: viewers · Ray 2mo ago
az75232gtr-g1-etched.fit.json az75232gtr-g1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
az75232gtr-g1-etched.glb az75232gtr-g1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
az75232gtr-g1-etched.step az75232gtr-g1: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray 1mo ago
az75232gtr-g1.glb Publish 0.1.0 · Ray 2mo ago
az75232gtr-g1.kicad_mod Publish 0.1.0 · Ray 2mo ago
az75232gtr-g1.kicad_sym Publish 0.1.0 · Ray 2mo ago
az75232gtr-g1.lbr Publish 0.1.0 · Ray 2mo ago
az75232gtr-g1.step Publish 0.1.0 · Ray 2mo ago
package.json Publish 0.2.0 · Ray 2mo ago
page.json az75232gtr-g1: component.models_3d pose record per STEP (Z-up, seated z=0, pad-centre origin, identity binding) · Ray 27d ago
README.md az75232gtr-g1: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray 1mo ago

AZ75232GTR-G1

Diodes Incorporated · RS232 ICs · TSSOP-20

AZ75232GTR-G1 from Diodes Incorporated, in a TSSOP-20. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 VDD power_in Positive supply voltage for driver. Recommended operating range 7.5 V to 15 V; absolute max 15 V.
2 RA1 input Receiver 1 input. Accepts EIA/TIA-232-F level input (-30 V to +30 V absolute max), converts to TTL/CMOS output at RY1.
3 RA2 input Receiver 2 input. Accepts EIA/TIA-232-F level input, converts to TTL/CMOS output at RY2.
4 RA3 input Receiver 3 input. Accepts EIA/TIA-232-F level input, converts to TTL/CMOS output at RY3.
5 DY1 output Driver 1 output. EIA/TIA-232-F level output (-15 V to +15 V range) driven from TTL/CMOS input at DA1.
6 DY2 output Driver 2 output. EIA/TIA-232-F level output driven from TTL/CMOS input at DA2.
7 RA4 input Receiver 4 input. Accepts EIA/TIA-232-F level input, converts to TTL/CMOS output at RY4.
8 DY3 output Driver 3 output. EIA/TIA-232-F level output driven from TTL/CMOS input at DA3.
9 RA5 input Receiver 5 input. Accepts EIA/TIA-232-F level input, converts to TTL/CMOS output at RY5.
10 VSS power_in Negative supply voltage for driver. Recommended operating range -15 V to -7.5 V; absolute max -15 V.
11 GND power_in Ground reference (0 V) for the device.
12 RY5 output Receiver 5 output. TTL/CMOS level output derived from EIA/TIA-232-F input at RA5.
13 DA3 input Driver 3 input. TTL/CMOS input (VIH >= 1.9 V, VIL <= 0.8 V) drives EIA/TIA-232-F output at DY3.
14 RY4 output Receiver 4 output. TTL/CMOS level output derived from EIA/TIA-232-F input at RA4.
15 DA2 input Driver 2 input. TTL/CMOS input drives EIA/TIA-232-F output at DY2.
16 DA1 input Driver 1 input. TTL/CMOS input drives EIA/TIA-232-F output at DY1.
17 RY3 output Receiver 3 output. TTL/CMOS level output derived from EIA/TIA-232-F input at RA3.
18 RY2 output Receiver 2 output. TTL/CMOS level output derived from EIA/TIA-232-F input at RA2.
19 RY1 output Receiver 1 output. TTL/CMOS level output derived from EIA/TIA-232-F input at RA1.
20 VCC power_in Supply voltage for receiver. Recommended operating range 4.5 V to 5.5 V; absolute max 7 V.

Key specifications

Parameter Value
Manufacturer Diodes Incorporated
Package TSSOP-20
Category Comm/UART
Pins 20

Ordering variants

  • AZ75232GTR-G1M-E1
  • AZ75232GTR-G1M-G1
  • AZ75232GTR-G1MTR-E1
  • AZ75232GTR-G1MTR-G1
  • AZ75232GTR-G1GS-E1
  • AZ75232GTR-G1GS-G1
  • AZ75232GTR-G1GSTR-E1
  • AZ75232GTR-G1GSTR-G1
  • AZ75232GTR-G1G-E1
  • AZ75232GTR-G1G-G1
  • AZ75232GTR-G1GTR-E1
  • AZ75232GTR-G1

CAD (KiCad official)

  • Symbol: AZ75232GTR-G1
  • Footprint: Package_SO:TSSOP-20_4.4x6.5mm_P0.65mm
  • 3D model: TSSOP-20 (KiCad packages3D, STEP)
  • 3D model files: az75232gtr-g1-etched.step / az75232gtr-g1-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); az75232gtr-g1.step / az75232gtr-g1.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
az75232gtr-g1.step 267 KB You want the bare part, or you mark your own boards.
az75232gtr-g1-etched.step 3.0 MB You want the part with AZ75232GTR-G1 already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 750 faces against 327 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Diodes Incorporated datasheet (13 pp, sha256 3fca635178d021ca, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF