main
Download ZIP Propose a change
Made with KiCad 10.0 · needs KiCad 10.0 or later to open · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 15d ago
viewers az4012-01f: viewers · Ray 15d ago
az4012-01f-etched.glb Publish 0.1.0 · Ray 15d ago
az4012-01f-etched.step az4012-01f: factory component page (tier=lcsc) · Ray 15d ago
az4012-01f-hero.glb az4012-01f: hero GLB from the etched model (keeps the MPN mark) · Ray 15d ago
az4012-01f-hero.overlay.json Publish 0.1.0 · Ray 15d ago
az4012-01f.glb Publish 0.1.0 · Ray 15d ago
az4012-01f.kicad_mod Publish 0.1.0 · Ray 15d ago
az4012-01f.kicad_sym az4012-01f: KiCad Device:Fuse symbol instead of a box (two-terminal passive) · Ray 7d ago
az4012-01f.lbr az4012-01f: KiCad Device:Fuse symbol instead of a box (two-terminal passive) · Ray 7d ago
az4012-01f.step Publish 0.1.0 · Ray 15d ago
package.json Publish 0.1.0 · Ray 15d ago
page.json Set visibility: public · Ray 15d ago
README.md Publish 0.1.0 · Ray 15d ago

AZ4012-01F

Leiditech · ESD Protection Devices · DFN1006-2

AZ4012-01F from Leiditech, in a DFN1006-2. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 1 passive Terminal 1 of an unpolarised fuse; either orientation.
2 2 passive Terminal 2 of an unpolarised fuse; either orientation.

Key specifications

Parameter Value
Manufacturer Leiditech
Package DFN1006-2
Category TVS/Fuse/Board Level Protection
Pins 2

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Peak Pulse Power (8/20µs) Ppp 150 W 8/20µs 1
ESD per IEC 61000-4-2 (Air) VESD -30 30 Kv per IEC 61000-4-2 (Air) 1
ESD per IEC 61000-4-2 (Contact) -30 30 Kv per IEC 61000-4-2 (Contact) 1
Operating Temperature Range TJ -55 150 ℃ 1
Storage Temperature Range TSTJ -55 150 ℃ 1
Breakdown Voltage (VBR), minimum as printed in single VBR column VBR 14 V IT = 1 mA 2
Clamping Voltage (VC), max VC 19 V VC @1A column header; @A value 8 printed in the (@A) column 2
Reverse Leakage Current (IR), max IR 0.2 μA 2
Capacitance (C), typ C 8 Pf 2
Reverse Stand-off Voltage (VRWM) VRWM 12 V 2

CAD (KiCad official)

  • Symbol: AZ4012-01F
  • Footprint: Diode_SMD:D_SOD-882
  • 3D model: DFN1006-2 (KiCad packages3D, STEP)
  • 3D model files: az4012-01f-etched.step / az4012-01f-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); az4012-01f.step / az4012-01f.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Leiditech datasheet (4 pp, sha256 5f3b2a16ba59c9ba, retrieved 2026-10-21, tier: lcsc)
  • Extractor: parts-factory 2.0.0 / extract_pins, primary two-terminal convention (convention), consensus off (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF