component
ATTINY826-SUR
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
{
"slug": "attiny826-sur",
"version": "0.1.1",
"type": "component",
"description": "Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-20. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.",
"tags": [
"component",
"single chip microcomputer-microcontroller",
"attiny826-sur",
"factory-2.0.0",
"extractor-text"
],
"dependencies": {},
"hero": {
"type": "image",
"path": "docs/hero.png"
},
"files": [
"page.json",
"README.md",
"attiny826-sur.kicad_sym",
"attiny826-sur.kicad_mod",
"attiny826-sur.glb",
"attiny826-sur.step",
"attiny826-sur.lbr",
"docs/hero.png",
"docs/attiny826-sur-datasheet.pdf",
"viewers/symbol.html",
"viewers/footprint.html",
"attiny826-sur-hero.glb",
"attiny826-sur-hero.overlay.json",
"attiny826-sur-etched.glb"
],
"component": {
"mpn": "ATTINY826-SUR",
"manufacturer": "Microchip Tech",
"package": "SOIC-20",
"pin_count": 20,
"category": "Single Chip Microcomputer/Microcontroller",
"subcategory": "Microcontroller Units (MCUs/MPUs/SOCs)",
"datasheet": "https://datasheet.lcsc.com/datasheet/pdf/3ae8065bab9cde6fd0bd760d42b9401d.pdf",
"parts": {
"symbol": "attiny826-sur.kicad_sym",
"footprint": "attiny826-sur.kicad_mod",
"model_3d": "attiny826-sur-hero.glb",
"model_3d_plain": "attiny826-sur-etched.glb",
"model_3d_step": "attiny826-sur-etched.step",
"model_3d_step_plain": "attiny826-sur.step",
"lbr": "attiny826-sur.lbr"
},
"distributor_links": {
"lcsc": "C3234878",
"digikey": "150-ATTINY826-SURTR-ND",
"mouser": "579-ATTINY826-SUR"
},
"distributor_check": {
"checked_at": "2026-10-27T01:56:50Z",
"source": "Component Ocean /api/assign-pns",
"digikey": {
"pn": "150-ATTINY826-SURTR-ND",
"status": "found"
},
"mouser": {
"pn": "579-ATTINY826-SUR",
"status": "found"
}
},
"pins": [
{
"number": "1",
"name": "VDD",
"type": "power_in",
"description": "Power supply input for the device, specified for 1.8V to 5.5V operation."
},
{
"number": "2",
"name": "PA4",
"type": "bidirectional",
"description": "PORTA pin 4 general-purpose I/O with ADC input AIN4, USART XDIR, SPI SS, TCA0 WO4 and CCL LUT0-OUT."
},
{
"number": "3",
"name": "PA5",
"type": "bidirectional",
"description": "PORTA pin 5 general-purpose I/O with external voltage reference input VREFA, ADC input AIN5, AC0 OUT, TCA0 WO5 and TCB0 WO."
},
{
"number": "4",
"name": "PA6",
"type": "bidirectional",
"description": "PORTA pin 6 general-purpose I/O with ADC input AIN6 and analog comparator negative input AINN0."
},
{
"number": "5",
"name": "PA7",
"type": "bidirectional",
"description": "PORTA pin 7 general-purpose I/O with ADC input AIN7, analog comparator positive input AINP0, CCL LUT1-OUT and EVOUTA on the alternative pin location."
},
{
"number": "6",
"name": "PB5",
"type": "bidirectional",
"description": "PORTB pin 5 general-purpose I/O with CLKOUT, ADC input AIN8, analog comparator positive input AINP1 and TCA0 WO2 on the alternative pin location."
},
{
"number": "7",
"name": "PB4",
"type": "bidirectional",
"description": "PORTB pin 4 general-purpose I/O with ADC input AIN9, analog comparator negative input AINN1, CCL LUT0-OUT, and RESET and TCA0 WO1 on the alternative pin location."
},
{
"number": "8",
"name": "PB3",
"type": "bidirectional",
"description": "PORTB pin 3 general-purpose I/O with 32 kHz crystal oscillator pin TOSC1, USART RxD, CCL LUT2-OUT and TCA0 WO0 on the alternative pin location."
},
{
"number": "9",
"name": "PB2",
"type": "bidirectional",
"description": "PORTB pin 2 general-purpose I/O with 32 kHz crystal oscillator pin TOSC2, EVOUTB, USART TxD, TCA0 WO2 and CCL LUT2-IN2."
},
{
"number": "10",
"name": "PB1",
"type": "bidirectional",
"description": "PORTB pin 1 general-purpose I/O with ADC input AIN10, analog comparator positive input AINP2, USART XCK, TWI SDA, TCA0 WO1 and CCL LUT2-IN1."
},
{
"number": "11",
"name": "PB0",
"type": "bidirectional",
"description": "PORTB pin 0 general-purpose I/O with ADC input AIN11, analog comparator negative input AINN2, USART XDIR, TWI SCL, TCA0 WO0 and CCL LUT2-IN0."
},
{
"number": "12",
"name": "PC0",
"type": "bidirectional",
"description": "PORTC pin 0 general-purpose I/O with ADC input AIN12, CCL LUT3-IN0, and USART XCK, SPI SCK and TCB0 WO on the alternative pin location."
},
{
"number": "13",
"name": "PC1",
"type": "bidirectional",
"description": "PORTC pin 1 general-purpose I/O with ADC input AIN13, CCL LUT3-IN1, and USART RxD, SPI MISO and LUT1-OUT on the alternative pin location."
},
{
"number": "14",
"name": "PC2",
"type": "bidirectional",
"description": "PORTC pin 2 general-purpose I/O with EVOUTC, ADC input AIN14, CCL LUT3-IN2, and USART TxD and SPI MOSI on the alternative pin location."
},
{
"number": "15",
"name": "PC3",
"type": "bidirectional",
"description": "PORTC pin 3 general-purpose I/O with ADC input AIN15, CCL LUT1-IN0, and USART XDIR, SPI SS and TCA0 WO3 on the alternative pin location."
},
{
"number": "16",
"name": "PA0",
"type": "bidirectional",
"description": "PORTA pin 0 general-purpose I/O that serves as the RESET pin and UPDI programming/debug pin, with CCL LUT0-IN0."
},
{
"number": "17",
"name": "PA1",
"type": "bidirectional",
"description": "PORTA pin 1 general-purpose I/O with ADC input AIN1, USART TXD, SPI MOSI and CCL LUT0-IN1."
},
{
"number": "18",
"name": "PA2",
"type": "bidirectional",
"description": "PORTA pin 2 general-purpose I/O with EVOUTA, ADC input AIN2, USART RXD, SPI MISO and CCL LUT0-IN2."
},
{
"number": "19",
"name": "PA3",
"type": "bidirectional",
"description": "PORTA pin 3 general-purpose I/O with external clock input EXTCLK, ADC input AIN3, USART XCK, SPI SCK, TCA0 WO3 and TCB1 WO."
},
{
"number": "20",
"name": "GND",
"type": "power_in",
"description": "Ground reference for the device."
}
],
"provenance": {
"extractor": "extract_pins 0.3",
"factory_chain": {
"factory": "2.0.0",
"extractor": "extract_pins 0.3",
"primary_model": "claude-sonnet-5-5",
"primary_mode": "text",
"consensus_model": "claude-sonnet-5-5",
"consensus": "agreed",
"guards": "pin_guards 0.1: passed",
"guard_notes": [
"extractor flagged: The ordering table (page 509) has the Tube and Tape & Reel carrier entries swapped or duplicated for; The Table 3-1 text extraction merges the USART0/USART1 columns and the alternative-location marks, f; The page 14 pinout figure is a graphic, so its labels came out unordered. Pin numbers were derived f"
],
"pages_sent": 100,
"cost_usd": 0.647,
"at": "2026-10-27T01:56:37"
},
"datasheet": {
"url": "https://datasheet.lcsc.com/datasheet/pdf/3ae8065bab9cde6fd0bd760d42b9401d.pdf",
"pages": 532,
"sha256": "654989c2c48c3753",
"source_tier": "mfr"
},
"cad": "KiCad official (CC-BY-SA 4.0)",
"pins": {
"total": 20,
"described": 20,
"cites_pages": true,
"refuses_to_fabricate": true
}
},
"viewers": {
"symbol": "viewers/symbol.html",
"footprint": "viewers/footprint.html"
},
"models_3d": [
{
"file": "attiny826-sur.step",
"role": "plain",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
12.8,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "59a10b341e6972b31d81802a048060326da627d8b92dcf4263064f4f62ec808e",
"checked": "2026-10-27",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
},
{
"file": "attiny826-sur-etched.step",
"role": "eda",
"up": "Z",
"units": "mm",
"origin": "footprint origin = pad-pattern centre",
"seat": "z = 0",
"extents_mm": [
10.3,
12.8,
2.75
],
"zmin_mm": -0.0,
"centre_offset_mm": 0.0,
"footprint_binding": "identity",
"sha256": "42556606682d11941693409e615cc5575b2210a6dc5585548860277ca3e797bc",
"checked": "2026-10-27",
"checked_by": "factory/step_pose.py (Z-up, origin, seat, binding)"
}
]
}
}