main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 5d ago
viewers attiny1607-mfr: viewers · Ray 5d ago
attiny1607-mfr-etched.glb Publish 0.1.0 · Ray 5d ago
attiny1607-mfr-etched.step attiny1607-mfr: factory component page (tier=mfr) · Ray 5d ago
attiny1607-mfr-hero.glb attiny1607-mfr: hero GLB from the etched model (keeps the MPN mark) · Ray 5d ago
attiny1607-mfr-hero.overlay.json Publish 0.1.0 · Ray 5d ago
attiny1607-mfr.glb Publish 0.1.0 · Ray 5d ago
attiny1607-mfr.kicad_mod Publish 0.1.0 · Ray 5d ago
attiny1607-mfr.kicad_sym Publish 0.1.0 · Ray 5d ago
attiny1607-mfr.lbr Publish 0.1.0 · Ray 5d ago
attiny1607-mfr.step Publish 0.1.0 · Ray 5d ago
package.json Publish 0.1.0 · Ray 5d ago
page.json Set visibility: public · Ray 5d ago
README.md Publish 0.1.0 · Ray 5d ago
verification.json Verified: Published by the parts factory: tier mfr, 25 pins · Ray 5d ago

ATTINY1607-MFR

Microchip Tech · Pre-ordered MCUs · QFN-24-EP(4x4)

ATTINY1607-MFR from Microchip Tech, in a QFN-24-EP(4x4). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA2 bidirectional PORTA pin 2 general-purpose I/O with full asynchronous detection, multiplexed with EVOUT0, AIN2, RxD, MISO and LUT0-IN2.
2 PA3 bidirectional PORTA pin 3 general-purpose I/O multiplexed with EXTCLK (external clock input), AIN3, XCK, SCK and WO3.
3 GND power_in Ground.
4 VDD power_in Power supply; operating range 1.8V to 5.5V.
5 PA4 bidirectional PORTA pin 4 general-purpose I/O multiplexed with AIN4, XDIR, SS, WO4 and LUT0-OUT.
6 PA5 bidirectional PORTA pin 5 general-purpose I/O multiplexed with AIN5, AC0 OUT and WO5/WO.
7 PA6 bidirectional PORTA pin 6 general-purpose I/O with full asynchronous detection, multiplexed with AIN6 and AINN0.
8 PA7 bidirectional PORTA pin 7 general-purpose I/O multiplexed with AIN7, AINP0 and LUT1-OUT.
9 PB7 bidirectional PORTB pin 7 general-purpose I/O (digital function only).
10 PB6 bidirectional PORTB pin 6 general-purpose I/O with full asynchronous detection (digital function only).
11 PB5 bidirectional PORTB pin 5 general-purpose I/O multiplexed with CLKOUT, AIN8, AINP1 and WO2 (alternate).
12 PB4 bidirectional PORTB pin 4 general-purpose I/O multiplexed with AIN9, AINN1, WO1 (alternate) and LUT0-OUT (alternate).
13 PB3 bidirectional PORTB pin 3 general-purpose I/O multiplexed with RxD and WO0 (alternate).
14 PB2 bidirectional PORTB pin 2 general-purpose I/O with full asynchronous detection, multiplexed with EVOUT1, TxD and WO2.
15 PB1 bidirectional PORTB pin 1 general-purpose I/O multiplexed with AIN10, XCK, SDA (TWI) and WO1.
16 PB0 bidirectional PORTB pin 0 general-purpose I/O multiplexed with AIN11, XDIR, SCL (TWI) and WO0.
17 PC0 bidirectional PORTC pin 0 general-purpose I/O multiplexed with SCK (alternate) and WO (alternate).
18 PC1 bidirectional PORTC pin 1 general-purpose I/O multiplexed with MISO (alternate) and LUT1-OUT (alternate).
19 PC2 bidirectional PORTC pin 2 general-purpose I/O with full asynchronous detection, multiplexed with EVOUT2 and MOSI (alternate).
20 PC3 bidirectional PORTC pin 3 general-purpose I/O multiplexed with SS (alternate), WO3 (alternate) and LUT1-IN0.
21 PC4 bidirectional PORTC pin 4 general-purpose I/O multiplexed with WO4 (alternate) and LUT1-IN1.
22 PC5 bidirectional PORTC pin 5 general-purpose I/O multiplexed with WO5 (alternate) and LUT1-IN2.
23 PA0 bidirectional PORTA pin 0 I/O that serves as RESET or UPDI programming/debug pin depending on the RSTPINCFG fuse, also AIN0 and LUT0-IN0.
24 PA1 bidirectional PORTA pin 1 general-purpose I/O multiplexed with AIN1, TxD, MOSI and LUT0-IN1.
25 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-24-EP(4x4)
Category Embedded Processors & Controllers
Pins 25

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Supply Voltage VDD 2.7 5.5 V ATtiny1607-MFR ordering table: 2.7V to 5.5V 493
Maximum CPU Speed fCPU 16 MHz ATtiny1607-MFR ordering table: Max. CPU Speed 16 MHz 493
Operating Temperature Range TA -40 125 °C ATtiny1607-MFR ordering table: -40°C to +125°C (F grade) 493

CAD (KiCad official)

  • Symbol: ATTINY1607-MFR
  • Footprint: Package_DFN_QFN:QFN-24-1EP_4x4mm_P0.5mm_EP2.6x2.6mm
  • 3D model: QFN-24-EP(4x4) (KiCad packages3D, STEP)
  • 3D model files: attiny1607-mfr-etched.step / attiny1607-mfr-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); attiny1607-mfr.step / attiny1607-mfr.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (522 pp, sha256 f5c03e904027d54c, retrieved 2026-10-30, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF