component

ATTINY13A-SSUR

Public Made by Adom

by adom

Microchip Microcontrollers (MCU/MPU/SOC), SOIC-8. Pinout extracted from the datasheet, KiCad symbol/footprint/3D.

componentmcuattiny13a-ssur
Overview Files Discover Packages Releases Dependencies Issues Breadcrumbs Pull Requests Activity
main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs attiny13a-ssur: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
viewers attiny13a-ssur: symbol viewer · Ray
attiny13a-ssur-etched.fit.json attiny13a-ssur: re-etch, flat white mark read from pin 1 (service-occt 1.4.0) + chip hero · Ray
attiny13a-ssur-etched.glb attiny13a-ssur: one-pass backfill (re-etched, pushed with pre-existing FAIL: symbol_text) · Ray
attiny13a-ssur-etched.step attiny13a-ssur: one-pass backfill (re-etched) · Ray
attiny13a-ssur-hero.glb Publish 0.2.4 · Ray
attiny13a-ssur-hero.overlay.json Publish 0.2.4 · Ray
attiny13a-ssur.glb Publish 0.1.0 · Ray
attiny13a-ssur.kicad_mod Publish 0.1.0 · Ray
attiny13a-ssur.kicad_sym attiny13a-ssur: symbol body sized row by row (pin names no longer overlap) · Ray
attiny13a-ssur.lbr attiny13a-ssur: symbol body sized row by row (pin names no longer overlap) · Ray
attiny13a-ssur.step Publish 0.1.0 · Ray
package.json Publish 0.2.4 · Ray
pads.json pin 1: carry the footprint's marker into the .lbr, the viewer and page.json (silk-marker, drawn, top-left) · Ray
page.json Publish 0.2.4 · Ray
README.md attiny13a-ssur: laser-etched CAD + chip hero (factory 2.0.0 backfill) · Ray

ATTINY13A-SSUR

Microchip · Microcontrollers (MCU/MPU/SOC) · SOIC-8

ATTINY13A-SSUR from Microchip, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet by ds2sf; symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB5/PCINT5/RESET/ADC0/dW bidirectional Port B bit 5. Multiplexed with active-low RESET input, ADC channel 0, pin-change interrupt PCINT5, and debugWIRE (dW) on-chip debug I/O. Weak I/O only when RESET function is disabled by fuse; drive low > minimum pulse length to reset the MCU.
2 PB3/PCINT3/CLKI/ADC3 bidirectional Port B bit 3. Alternate functions: external clock input (CLKI) when external clock source is selected by fuse, ADC channel 3, and pin-change interrupt PCINT3.
3 PB4/PCINT4/ADC2 bidirectional Port B bit 4. Alternate functions: ADC channel 2 input and pin-change interrupt PCINT4.
4 GND power_in Ground reference (0 V) for supply and I/O.
5 PB0/MOSI/AIN0/OC0A/PCINT0 bidirectional Port B bit 0. Alternate functions: SPI master-out/slave-in (MOSI) for ISP programming, analog comparator positive input AIN0, Timer/Counter0 compare match output OC0A (PWM), and pin-change interrupt PCINT0.
6 PB1/MISO/AIN1/OC0B/INT0/PCINT1 bidirectional Port B bit 1. Alternate functions: SPI master-in/slave-out (MISO) for ISP programming, analog comparator negative input AIN1, Timer/Counter0 compare match output OC0B (PWM), external interrupt INT0, and pin-change interrupt PCINT1.
7 PB2/SCK/ADC1/T0/PCINT2 bidirectional Port B bit 2. Alternate functions: SPI serial clock SCK for ISP programming, ADC channel 1, Timer/Counter0 external clock/counter source T0, and pin-change interrupt PCINT2.
8 VCC power_in Positive supply voltage, 1.8 V to 5.5 V. Speed grades: 0-4 MHz @ 1.8-5.5 V, 0-10 MHz @ 2.7-5.5 V, 0-20 MHz @ 4.5-5.5 V. Decouple with a local ceramic capacitor to GND.

Key specifications

Parameter Value
Manufacturer Microchip
Package SOIC-8
Category MCU
Pins 8

Ordering variants

  • ATTINY13A-SSUR
  • ATTINY13A-SSURSSH
  • ATTINY13A-SSURSSHR
  • ATTINY13A-SSURPU
  • ATTINY13A-SSURMMU
  • ATTINY13A-SSURMMUR
  • ATTINY13A-SSURMU
  • ATTINY13A-SSURMUR

CAD (KiCad official)

  • Symbol: ATTINY13A-SSUR
  • Footprint: Package_SO:SOIC-8_3.9x4.9mm_P1.27mm
  • 3D model: SOIC-8 (KiCad packages3D, STEP)
  • 3D model files: attiny13a-ssur-etched.step / attiny13a-ssur-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); attiny13a-ssur.step / attiny13a-ssur.glb are the bare package body.

3D model downloads

Two STEP files. Same geometry, different body top:

File Size Use it when
attiny13a-ssur.step 122 KB You want the bare part, or you mark your own boards.
attiny13a-ssur-etched.step 2.4 MB You want the part with ATTINY13A-SSUR already on it.

The marking in the etched file is real recessed geometry cut into the solid, not a texture or a decal: 604 faces against 147 in the bare model. It survives export, section views, and rendering in any CAD tool, and it drops straight into KiCad or Fusion with no extra setup.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip datasheet (176 pp, sha256 f4501d963ad536b5, retrieved 2026-08-17, tier: lcsc)
  • Extractor: ds2sf (Claude). Every pin and dimension is cited to a datasheet page; it refuses to fabricate.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF