component
ATTINY13-20SQ
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-8-208mil. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
Ray
Publish 0.1.0
f3a0020
ATTINY13-20SQ
Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · SOIC-8-208mil
ATTINY13-20SQ from Microchip Tech, in a SOIC-8-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PB5 | bidirectional | Port B bit 5 with internal pull-up; it is also the RESET input, where a low level longer than the minimum pulse length generates a reset, and it can be used as a (weak) I/O pin. |
| 2 | PB3 | bidirectional | Port B bit 3 bidirectional I/O with selectable internal pull-up, also serving as CLKI and ADC3; Port B pins are tri-stated when reset is active, even if the clock is not running. |
| 3 | PB4 | bidirectional | Port B bit 4 bidirectional I/O with selectable internal pull-up, also serving as ADC2; Port B pins are tri-stated when reset is active, even if the clock is not running. |
| 4 | GND | power_in | Ground. |
| 5 | PB0 (MOSI/AIN0/OC0A/PCINT0) | bidirectional | Port B bit 0 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as MOSI, AIN0, OC0A and PCINT0. |
| 6 | PB1 (MISO/AIN1/OC0B/INT0/PCINT1) | bidirectional | Port B bit 1 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as MISO, AIN1, OC0B, INT0 and PCINT1. |
| 7 | PB2 (SCK/ADC1/T0/PCINT2) | bidirectional | Port B bit 2 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as SCK, ADC1, T0 and PCINT2. |
| 8 | VCC | power_in | Digital supply voltage; the ATtiny13 operates at 2.7 - 5.5V (ATtiny13V at 1.8 - 5.5V) per the features list. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8-208mil |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Temperature | -55 | 125 | °C | 115 | |||
| Storage Temperature | -65 | 150 | °C | 115 | |||
| Voltage on any pin except RESET with respect to Ground | -0.5 | V | with respect to Ground; max printed as VCC+0.5V | 115 | |||
| Voltage on RESET with respect to Ground | -0.5 | 13 | V | with respect to Ground | 115 | ||
| Maximum Operating Voltage | 6 | V | 115 | ||||
| DC Current per I/O Pin | 40 | mA | 115 | ||||
| DC Current VCC and GND Pins | 200 | mA | 115 | ||||
| Supply Voltage (ATtiny13 operating range) | VCC | 2.7 | 5.5 | V | ATtiny13 (not ATtiny13V) | 1 | |
| Operating Temperature (industrial range) | -40 | 85 | °C | TA = -40°C to +85°C | 115 | ||
| Input Low Voltage, Any Pin as I/O | VIL | -0.5 | V | VCC = 2.4V - 5.5V | 115 | ||
| Input Low Voltage, RESET Pin as Reset | VIL | -0.5 | V | VCC = 1.8V - 5.5V | 115 | ||
| Output Low Voltage, Pins PB0 and PB1 | VOL | 0.7 | V | IOL = 20 mA, VCC = 5V | 115 | ||
| Output Low Voltage, Pins PB0 and PB1 | VOL | 0.5 | V | IOL = 10 mA, VCC = 3V | 115 | ||
| Output Low Voltage, Pins PB2, PB3 and PB4 | VOL | 0.7 | V | IOL = 10 mA, VCC = 5V | 115 | ||
| Output Low Voltage, Pins PB2, PB3 and PB4 | VOL | 0.5 | V | IOL = 5 mA, VCC = 3V | 115 | ||
| Output High Voltage, Pins PB0 and PB1 | VOH | 4.2 | V | IOH = -20 mA, VCC = 5V | 115 | ||
| Output High Voltage, Pins PB0 and PB1 | VOH | 2.5 | V | IOH = -10 mA, VCC = 3V | 115 | ||
| Output High Voltage, Pins PB2, PB3 and PB4 | VOH | 4.2 | V | IOH = -10 mA, VCC = 5V | 115 | ||
| Output High Voltage, Pins PB2, PB3 and PB4 | VOH | 2.5 | V | IOH = -5 mA, VCC = 3V | 115 | ||
| Input Leakage Current I/O Pin (pin low) | ILIL | -1 | 1 | µA | VCC = 5.5V, pin low | 115 | |
| Input Leakage Current I/O Pin (pin high) | ILIH | -1 | 1 | µA | VCC = 5.5V, pin high | 115 | |
| Pull-Up Resistor, I/O Pin | RPU | 20 | 50 | kΩ | VCC = 5.5V, input low | 115 | |
| Pull-Up Resistor, Reset Pin | RPU | 30 | 80 | kΩ | VCC = 5.5V, input low | 115 | |
| Supply Current, Active Mode | ICC | 1.6 | 1.8 | mA | f = 4MHz, VCC = 3V | 115 | |
| Supply Current, Active Mode | ICC | 5 | 6 | mA | f = 8MHz, VCC = 5V | 115 | |
| Supply Current, Idle Mode | ICC | 0.41 | 1 | mA | f = 4MHz, VCC = 3V | 115 | |
| Supply Current, Idle Mode | ICC | 1.6 | 3 | mA | f = 8MHz, VCC = 5V | 115 | |
| Supply Current, Power-Down Mode | ICC | 5 | 10 | µA | WDT enabled, VCC = 3V | 116 | |
| Supply Current, Power-Down Mode | ICC | 0.5 | 2 | µA | WDT disabled, VCC = 3V | 116 | |
| Clock Frequency | 1/tCLCL | 0 | 10 | MHz | VCC = 2.7 - 5.5V | 118 | |
| Clock Frequency | 1/tCLCL | 0 | 20 | MHz | VCC = 4.5 - 5.5V | 118 | |
| Clock Period | tCLCL | 100 | ns | VCC = 2.7 - 5.5V | 118 | ||
| Clock Period | tCLCL | 50 | ns | VCC = 4.5 - 5.5V | 118 | ||
| High Time | tCHCX | 40 | ns | VCC = 2.7 - 5.5V | 118 | ||
| High Time | tCHCX | 20 | ns | VCC = 4.5 - 5.5V | 118 | ||
| Low Time | tCLCX | 40 | ns | VCC = 2.7 - 5.5V | 118 | ||
| Low Time | tCLCX | 20 | ns | VCC = 4.5 - 5.5V | 118 | ||
| Rise Time | tCLCH | 1.6 | µs | VCC = 2.7 - 5.5V | 118 | ||
| Rise Time | tCLCH | 0.5 | µs | VCC = 4.5 - 5.5V | 118 | ||
| Fall Time | tCHCL | 1.6 | µs | VCC = 2.7 - 5.5V | 118 | ||
| Fall Time | tCHCL | 0.5 | µs | VCC = 4.5 - 5.5V | 118 | ||
| Bandgap reference voltage | VBG | 1 | 1.1 | 1.2 | V | 119 | |
| Input Offset Voltage | VAIO | 40 | mV | VCC = 5V, VIN = VCC / 2 | 119 | ||
| Input Leakage Current | ILAC | -50 | 50 | nA | VCC = 5V, VIN = VCC / 2 | 119 | |
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | 750 | ns | VCC = 2.7V | 119 | ||
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | 500 | ns | VCC = 4.0V | 119 | ||
| Absolute accuracy (including INL, DNL, quantization, gain and offset errors) | 2 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 | |||
| Integral Non-Linearity (INL) | 1 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 | |||
| Differential Non-linearity (DNL) | 0.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 | |||
| Gain Error | 2.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 | |||
| Internal Voltage Reference | VINT | 1 | 1.1 | 1.2 | V | 120 | |
| Oscillator Frequency (serial programming) | 1/tCLCL | 0 | 9.6 | MHz | ATtiny13, VCC = 2.7 - 5.5V | 121 | |
| Oscillator Period (serial programming) | tCLCL | 104 | ns | ATtiny13, VCC = 2.7 - 5.5V | 121 | ||
| Oscillator Frequency (serial programming) | 1/tCLCL | 0 | 20 | MHz | ATtiny13, VCC = 4.5V - 5.5V | 121 | |
| Oscillator Period (serial programming) | tCLCL | 50 | ns | ATtiny13, VCC = 4.5V - 5.5V | 121 | ||
| SCI (PB3) Pulse Width High | tSHSL | 110 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 | ||
| SCI (PB3) Pulse Width Low | tSLSH | 110 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 | ||
| SDI (PB0), SII (PB1) Valid to SCI (PB3) High | tIVSH | 50 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 | ||
| SDI (PB0), SII (PB1) Hold after SCI (PB3) High | tSHIX | 50 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 | ||
| SCI (PB3) High to SDO (PB2) Valid | tSHOV | 16 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
CAD (KiCad official)
- Symbol:
ATTINY13-20SQ - Footprint:
Package_SO:SOIC-8_5.3x5.3mm_P1.27mm - 3D model: SOIC-8-208mil (KiCad packages3D, STEP)
- 3D model files:
attiny13-20sq-etched.step/attiny13-20sq-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);attiny13-20sq.step/attiny13-20sq.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (176 pp, sha256
40026c140811adb0, retrieved 2026-11-06, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ATTINY13-20SQ
**Microchip Tech** · Microcontroller Units (MCUs/MPUs/SOCs) · SOIC-8-208mil
ATTINY13-20SQ from Microchip Tech, in a SOIC-8-208mil. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PB5 | bidirectional | Port B bit 5 with internal pull-up; it is also the RESET input, where a low level longer than the minimum pulse length generates a reset, and it can be used as a (weak) I/O pin. |
| 2 | PB3 | bidirectional | Port B bit 3 bidirectional I/O with selectable internal pull-up, also serving as CLKI and ADC3; Port B pins are tri-stated when reset is active, even if the clock is not running. |
| 3 | PB4 | bidirectional | Port B bit 4 bidirectional I/O with selectable internal pull-up, also serving as ADC2; Port B pins are tri-stated when reset is active, even if the clock is not running. |
| 4 | GND | power_in | Ground. |
| 5 | PB0 (MOSI/AIN0/OC0A/PCINT0) | bidirectional | Port B bit 0 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as MOSI, AIN0, OC0A and PCINT0. |
| 6 | PB1 (MISO/AIN1/OC0B/INT0/PCINT1) | bidirectional | Port B bit 1 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as MISO, AIN1, OC0B, INT0 and PCINT1. |
| 7 | PB2 (SCK/ADC1/T0/PCINT2) | bidirectional | Port B bit 2 bidirectional I/O with selectable internal pull-up and symmetrical high sink/source drive, also serving as SCK, ADC1, T0 and PCINT2. |
| 8 | VCC | power_in | Digital supply voltage; the ATtiny13 operates at 2.7 - 5.5V (ATtiny13V at 1.8 - 5.5V) per the features list. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8-208mil |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 8 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating Temperature | | -55 | | 125 | °C | | 115 |
| Storage Temperature | | -65 | | 150 | °C | | 115 |
| Voltage on any pin except RESET with respect to Ground | | -0.5 | | | V | with respect to Ground; max printed as VCC+0.5V | 115 |
| Voltage on RESET with respect to Ground | | -0.5 | | 13 | V | with respect to Ground | 115 |
| Maximum Operating Voltage | | | | 6 | V | | 115 |
| DC Current per I/O Pin | | | | 40 | mA | | 115 |
| DC Current VCC and GND Pins | | | | 200 | mA | | 115 |
| Supply Voltage (ATtiny13 operating range) | VCC | 2.7 | | 5.5 | V | ATtiny13 (not ATtiny13V) | 1 |
| Operating Temperature (industrial range) | | -40 | | 85 | °C | TA = -40°C to +85°C | 115 |
| Input Low Voltage, Any Pin as I/O | VIL | -0.5 | | | V | VCC = 2.4V - 5.5V | 115 |
| Input Low Voltage, RESET Pin as Reset | VIL | -0.5 | | | V | VCC = 1.8V - 5.5V | 115 |
| Output Low Voltage, Pins PB0 and PB1 | VOL | | | 0.7 | V | IOL = 20 mA, VCC = 5V | 115 |
| Output Low Voltage, Pins PB0 and PB1 | VOL | | | 0.5 | V | IOL = 10 mA, VCC = 3V | 115 |
| Output Low Voltage, Pins PB2, PB3 and PB4 | VOL | | | 0.7 | V | IOL = 10 mA, VCC = 5V | 115 |
| Output Low Voltage, Pins PB2, PB3 and PB4 | VOL | | | 0.5 | V | IOL = 5 mA, VCC = 3V | 115 |
| Output High Voltage, Pins PB0 and PB1 | VOH | 4.2 | | | V | IOH = -20 mA, VCC = 5V | 115 |
| Output High Voltage, Pins PB0 and PB1 | VOH | 2.5 | | | V | IOH = -10 mA, VCC = 3V | 115 |
| Output High Voltage, Pins PB2, PB3 and PB4 | VOH | 4.2 | | | V | IOH = -10 mA, VCC = 5V | 115 |
| Output High Voltage, Pins PB2, PB3 and PB4 | VOH | 2.5 | | | V | IOH = -5 mA, VCC = 3V | 115 |
| Input Leakage Current I/O Pin (pin low) | ILIL | -1 | | 1 | µA | VCC = 5.5V, pin low | 115 |
| Input Leakage Current I/O Pin (pin high) | ILIH | -1 | | 1 | µA | VCC = 5.5V, pin high | 115 |
| Pull-Up Resistor, I/O Pin | RPU | 20 | | 50 | kΩ | VCC = 5.5V, input low | 115 |
| Pull-Up Resistor, Reset Pin | RPU | 30 | | 80 | kΩ | VCC = 5.5V, input low | 115 |
| Supply Current, Active Mode | ICC | | 1.6 | 1.8 | mA | f = 4MHz, VCC = 3V | 115 |
| Supply Current, Active Mode | ICC | | 5 | 6 | mA | f = 8MHz, VCC = 5V | 115 |
| Supply Current, Idle Mode | ICC | | 0.41 | 1 | mA | f = 4MHz, VCC = 3V | 115 |
| Supply Current, Idle Mode | ICC | | 1.6 | 3 | mA | f = 8MHz, VCC = 5V | 115 |
| Supply Current, Power-Down Mode | ICC | | 5 | 10 | µA | WDT enabled, VCC = 3V | 116 |
| Supply Current, Power-Down Mode | ICC | | 0.5 | 2 | µA | WDT disabled, VCC = 3V | 116 |
| Clock Frequency | 1/tCLCL | 0 | | 10 | MHz | VCC = 2.7 - 5.5V | 118 |
| Clock Frequency | 1/tCLCL | 0 | | 20 | MHz | VCC = 4.5 - 5.5V | 118 |
| Clock Period | tCLCL | 100 | | | ns | VCC = 2.7 - 5.5V | 118 |
| Clock Period | tCLCL | 50 | | | ns | VCC = 4.5 - 5.5V | 118 |
| High Time | tCHCX | 40 | | | ns | VCC = 2.7 - 5.5V | 118 |
| High Time | tCHCX | 20 | | | ns | VCC = 4.5 - 5.5V | 118 |
| Low Time | tCLCX | 40 | | | ns | VCC = 2.7 - 5.5V | 118 |
| Low Time | tCLCX | 20 | | | ns | VCC = 4.5 - 5.5V | 118 |
| Rise Time | tCLCH | | | 1.6 | µs | VCC = 2.7 - 5.5V | 118 |
| Rise Time | tCLCH | | | 0.5 | µs | VCC = 4.5 - 5.5V | 118 |
| Fall Time | tCHCL | | | 1.6 | µs | VCC = 2.7 - 5.5V | 118 |
| Fall Time | tCHCL | | | 0.5 | µs | VCC = 4.5 - 5.5V | 118 |
| Bandgap reference voltage | VBG | 1 | 1.1 | 1.2 | V | | 119 |
| Input Offset Voltage | VAIO | | | 40 | mV | VCC = 5V, VIN = VCC / 2 | 119 |
| Input Leakage Current | ILAC | -50 | | 50 | nA | VCC = 5V, VIN = VCC / 2 | 119 |
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | | | 750 | ns | VCC = 2.7V | 119 |
| Analog Propagation Delay (from saturation to slight overdrive) | tAPD | | | 500 | ns | VCC = 4.0V | 119 |
| Absolute accuracy (including INL, DNL, quantization, gain and offset errors) | | | | 2 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 |
| Integral Non-Linearity (INL) | | | | 1 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 |
| Differential Non-linearity (DNL) | | | | 0.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 |
| Gain Error | | | | 2.5 | LSB | VREF = 4V, VCC = 4V, ADC clock = 200 kHz | 120 |
| Internal Voltage Reference | VINT | 1 | 1.1 | 1.2 | V | | 120 |
| Oscillator Frequency (serial programming) | 1/tCLCL | 0 | | 9.6 | MHz | ATtiny13, VCC = 2.7 - 5.5V | 121 |
| Oscillator Period (serial programming) | tCLCL | 104 | | | ns | ATtiny13, VCC = 2.7 - 5.5V | 121 |
| Oscillator Frequency (serial programming) | 1/tCLCL | 0 | | 20 | MHz | ATtiny13, VCC = 4.5V - 5.5V | 121 |
| Oscillator Period (serial programming) | tCLCL | 50 | | | ns | ATtiny13, VCC = 4.5V - 5.5V | 121 |
| SCI (PB3) Pulse Width High | tSHSL | 110 | | | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
| SCI (PB3) Pulse Width Low | tSLSH | 110 | | | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
| SDI (PB0), SII (PB1) Valid to SCI (PB3) High | tIVSH | 50 | | | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
| SDI (PB0), SII (PB1) Hold after SCI (PB3) High | tSHIX | 50 | | | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
| SCI (PB3) High to SDO (PB2) Valid | tSHOV | | | 16 | ns | TA = 25°C, VCC = 5.0V ± 10% | 122 |
## CAD (KiCad official)
- Symbol: `ATTINY13-20SQ`
- Footprint: `Package_SO:SOIC-8_5.3x5.3mm_P1.27mm`
- 3D model: SOIC-8-208mil (KiCad packages3D, STEP)
- 3D model files: `attiny13-20sq-etched.step` / `attiny13-20sq-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `attiny13-20sq.step` / `attiny13-20sq.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/attiny13-20sq-datasheet.pdf) (176 pp, sha256 `40026c140811adb0`, retrieved 2026-11-06, tier: lcsc)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/attiny13-20sq-datasheet.pdf)