component
ATTINY102F-SSFR
Public Made by Adomby adom
Microchip Tech Microcontroller Units (MCUs/MPUs/SOCs), SOIC-8. Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
Generated by kicad-footprint-generator · KiCad file format 20260206
| Name | Last updated |
|---|---|
| docs | 5h ago |
| viewers | 5h ago |
| attiny102f-ssfr-etched.glb | 5h ago |
| attiny102f-ssfr-etched.step | 5h ago |
| attiny102f-ssfr-hero.glb | 5h ago |
| attiny102f-ssfr-hero.overlay.json | 5h ago |
| attiny102f-ssfr.glb | 5h ago |
| attiny102f-ssfr.kicad_mod | 5h ago |
| attiny102f-ssfr.kicad_sym | 5h ago |
| attiny102f-ssfr.lbr | 5h ago |
| attiny102f-ssfr.step | 5h ago |
| package.json | 5h ago |
| page.json | 5h ago |
| README.md | 5h ago |
ATTINY102F-SSFR
Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · SOIC-8
ATTINY102F-SSFR from Microchip Tech, in a SOIC-8. Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | VCC | power_in | Digital supply voltage, specified over 1.8 to 5.5V in the features list. |
| 2 | PA0 | bidirectional | Bi-directional I/O port pin with individually selectable internal pull-up, multiplexed with ADC0/AIN0 analog inputs, T0, CLKI external clock, PCINT0 and the TPICLK serial programming clock. |
| 3 | PA1 | bidirectional | Bi-directional I/O port pin with individually selectable internal pull-up, multiplexed with ADC1/AIN1 analog inputs, OC0B output, PCINT1 and the TPIDATA serial programming data. |
| 4 | PA2 | input | Reset input where a low level longer than the minimum pulse length generates a reset, and the pin can also be used as a (weak) I/O pin. |
| 5 | PB1 | bidirectional | Bi-directional I/O port pin with internal pull-up, multiplexed with ADC5, CLKO system clock output, INT0 external interrupt, XCK0, OC0A output and PCINT9. |
| 6 | PB2 | bidirectional | Bi-directional I/O port pin with internal pull-up, multiplexed with ADC6, ICP0 input capture, TxD0 USART output and PCINT10. |
| 7 | PB3 | bidirectional | Bi-directional I/O port pin with internal pull-up, multiplexed with ADC7, ACO analog comparator output, RxD0 USART input, T0 and PCINT11. |
| 8 | GND | power_in | Ground. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | SOIC-8 |
| Category | Single Chip Microcomputer/Microcontroller |
| Pins | 8 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating temperature | -55 | 125 | °C | 210 | |||
| Storage temperature | -65 | 150 | °C | 210 | |||
| Voltage on any pin except RESET with respect to ground | -0.5 | V | max printed as VCC+0.5V | 210 | |||
| Voltage on RESET with respect to ground | -0.5 | 13 | V | 210 | |||
| Maximum operating voltage | 6 | V | 210 | ||||
| DC current per I/O pin | 40 | mA | 210 | ||||
| DC current VCC and GND pins | 200 | mA | 210 | ||||
| Input low voltage, except XTAL1 and RESET pin | VIL | -0.5 | V | VCC = 1.8V - 2.4V; max printed as 0.2VCC | 210 | ||
| Input low voltage, CLKI pin | VIL1 | -0.5 | V | VCC = 1.8V - 5.5V; max printed as 0.1VCC | 210 | ||
| Input low voltage, RESET pin | VIL2 | -0.5 | V | VCC = 1.8V - 5.5V; max printed as 0.1VCC | 210 | ||
| Input low voltage, RESET pin as I/O | VIL3 | -0.5 | V | VCC = 1.8V - 2.4V; max printed as 0.2VCC | 211 | ||
| Output low voltage, except RESET pin | VOL | 0.6 | V | IOL = 10mA, VCC = 5V | 211 | ||
| Output low voltage, except RESET pin | VOL | 0.5 | V | IOL = 5mA, VCC = 3V | 211 | ||
| Output high voltage, except Reset pin | VOH | 4.3 | V | IOH = 10mA, VCC = 5V | 211 | ||
| Output high voltage, except Reset pin | VOH | 2.5 | V | IOH = 5mA, VCC = 3V | 211 | ||
| Input leakage current I/O pin (low) | IIL | 1 | μA | VCC = 5.5V, pin low (absolute value) | 211 | ||
| Input leakage current I/O pin (high) | IIH | 1 | μA | VCC = 5.5V, pin high (absolute value) | 211 | ||
| Reset pull-up resistor | RRST | 30 | 60 | kΩ | VCC = 5.5V, input low | 211 | |
| I/O pin pull-up resistor | RPU | 20 | 50 | kΩ | VCC = 5.5V, input low | 211 | |
| Analog comparator input leakage current | IACLK | -50 | 50 | nA | VCC = 5V, Vin = VCC/2 | 211 | |
| Power supply current, active | ICC | 0.2 | 0.5 | mA | Active 1MHz, VCC = 2V | 212 | |
| Power supply current, active | ICC | 1.1 | 1.2 | mA | Active 4MHz, VCC = 3V | 212 | |
| Power supply current, active | ICC | 3.2 | 4 | mA | Active 8MHz, VCC = 5V | 212 | |
| Power supply current, idle | ICC | 0.03 | 0.2 | mA | Idle 1MHz, VCC = 2V | 212 | |
| Power supply current, idle | ICC | 0.2 | 0.5 | mA | Idle 4MHz, VCC = 3V | 212 | |
| Power supply current, idle | ICC | 0.9 | 1.5 | mA | Idle 8MHz, VCC = 5V | 212 | |
| Power-down mode supply current | ICC | 5.5 | 10 | μA | WDT enabled, Vcc = 3V, TA = 105°C | 212 | |
| Power-down mode supply current | ICC | 5.5 | 16 | μA | WDT enabled, Vcc = 3V, TA = 125°C | 212 | |
| Power-down mode supply current | ICC | 0.11 | 2 | μA | WDT disabled, Vcc = 3V, TA = 105°C | 212 | |
| Power-down mode supply current | ICC | 0.11 | 8 | μA | WDT disabled, Vcc = 3V, TA = 125°C | 212 | |
| Factory calibration accuracy of internal RC oscillator | -2 | 2 | % | 8.0MHz, VCC 2.7-4.0V, 0°C - 85°C | 213 | ||
| User calibration accuracy of internal RC oscillator | -1 | 1 | % | Fixed frequency 7.3-8.1MHz, fixed voltage 1.7-5.5V, fixed temp -40°C - 85°C, at calibration point | 213 | ||
| Clock frequency (external clock) | 1/tCLCL | 0 | 4 | MHz | VCC = 1.8 - 5.5V | 214 | |
| Clock frequency (external clock) | 1/tCLCL | 0 | 8 | MHz | VCC = 2.7 - 5.5V | 214 | |
| Clock frequency (external clock) | 1/tCLCL | 0 | 12 | MHz | VCC = 4.5 - 5.5V | 214 | |
| Clock period | tCLCL | 250 | ns | VCC = 1.8 - 5.5V | 214 | ||
| Clock period | tCLCL | 125 | ns | VCC = 2.7 - 5.5V | 214 | ||
| Clock period | tCLCL | 83 | ns | VCC = 4.5 - 5.5V | 214 | ||
| High time | tCHCX | 100 | ns | VCC = 1.8 - 5.5V | 214 | ||
| High time | tCHCX | 50 | ns | VCC = 2.7 - 5.5V | 214 | ||
| High time | tCHCX | 33 | ns | VCC = 4.5 - 5.5V | 214 | ||
| Low time | tCLCX | 100 | ns | VCC = 1.8 - 5.5V | 214 | ||
| Low time | tCLCX | 50 | ns | VCC = 2.7 - 5.5V | 214 | ||
| Low time | tCLCX | 33 | ns | VCC = 4.5 - 5.5V | 214 | ||
| Rise time | tCLCH | 2 | μs | VCC = 1.8 - 5.5V | 214 | ||
| Rise time | tCLCH | 1 | μs | VCC = 2.7 - 5.5V | 214 | ||
| Rise time | tCLCH | 0.6 | μs | VCC = 4.5 - 5.5V | 214 | ||
| Fall time | tCHCL | 2 | μs | VCC = 1.8 - 5.5V | 214 | ||
| Fall time | tCHCL | 1 | μs | VCC = 2.7 - 5.5V | 214 | ||
| Fall time | tCHCL | 0.6 | μs | VCC = 4.5 - 5.5V | 214 | ||
| Change in period from one clock cycle to the next | ΔtCLCL | 2 | % | 214 | |||
| Internal bandgap voltage | VBG | 1 | 1.1 | 1.2 | V | VCC = 1.8V to 5.5V | 214 |
| Minimum pulse width on RESET pin | tRST | 2100 | ns | VCC = 1.8V | 214 | ||
| Minimum pulse width on RESET pin | tRST | 700 | ns | VCC = 3V | 214 | ||
| Minimum pulse width on RESET pin | tRST | 400 | ns | VCC = 5V | 214 | ||
| Time-out after reset | tTOUT | 64 | 128 | ms | 214 | ||
| Release threshold of power-on reset | VPOR | 1.1 | 1.4 | 1.6 | V | Threshold when voltage is rising; TA = -40 to 125°C | 214 |
| Activation threshold of power-on reset | VPOA | 0.6 | 1.2 | 1.6 | V | TA = -40 to 125°C | 214 |
| VCC level monitor trigger level VLM1L | VLM1L | 1.1 | 1.4 | 1.6 | V | Typical values at room temperature | 215 |
| VCC level monitor trigger level VLM1H | VLM1H | 1.4 | 1.6 | 1.8 | V | Typical values at room temperature | 215 |
| VCC level monitor trigger level VLM2 | VLM2 | 2 | 2.5 | 2.7 | V | Typical values at room temperature | 215 |
| VCC level monitor trigger level VLM3 | VLM3 | 3.2 | 3.7 | 4.5 | V | Typical values at room temperature | 215 |
| Analog comparator input offset voltage | VAIO | 10 | 40 | mV | VCC = 5V, VIN = VCC / 2 | 215 | |
| Analog comparator input leakage current | ILAC | -50 | 50 | nA | VCC = 5V, VIN = VCC / 2 | 215 | |
| Digital propagation delay | tDPD | 1 | 2 | CLK | VCC = 1.8V - 5.5V | 215 | |
| ADC resolution | 10 | Bits | 216 | ||||
| ADC clock frequency | 50 | 1000 | kHz | 217 |
CAD (KiCad official)
- Symbol:
ATTINY102F-SSFR - Footprint:
Package_SO:SOIC-8_3.9x4.9mm_P1.27mm - 3D model: SOIC-8 (KiCad packages3D, STEP)
- 3D model files:
attiny102f-ssfr-etched.step/attiny102f-ssfr-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);attiny102f-ssfr.step/attiny102f-ssfr.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (255 pp, sha256
1912733b75a6113a, retrieved 2026-10-27, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusoff(skipped (clean text read)), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).