component
ATSAMD21E18A-AU
Public Made by Adomby adom
Microchip Tech Pre-ordered MCUs, TQFP-32(7x7). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
main
ATSAMD21E18A-AU
Microchip Tech · Pre-ordered MCUs · TQFP-32(7x7)
ATSAMD21E18A-AU from Microchip Tech, in a TQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PA00 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[0] and the XIN32 32kHz crystal input multiplexed onto it. |
| 2 | PA01 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[1] and the XOUT32 32kHz crystal output multiplexed onto it. |
| 3 | PA02 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[2], DAC output VOUT and analog input AIN[0] multiplexed onto it. |
| 4 | PA03 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[3], ADC/DAC VREFA and analog input AIN[1] multiplexed onto it. |
| 5 | PA04 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[4], ADC VREFB and analog input AIN[4] multiplexed onto it. |
| 6 | PA05 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[5] and analog input AIN[5] multiplexed onto it. |
| 7 | PA06 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[6] and analog input AIN[6] multiplexed onto it. |
| 8 | PA07 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[7] and analog input AIN[7] multiplexed onto it. |
| 9 | VDDANA | power_in | Analog supply input for the analog peripherals and analog pins on the VDDANA domain. |
| 10 | GND | power_in | Ground reference pin for the device. |
| 11 | PA08 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with NMI and analog input AIN[16] multiplexed onto it. |
| 12 | PA09 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[9] and analog input AIN[17] multiplexed onto it. |
| 13 | PA10 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[10] and analog input AIN[18] multiplexed onto it. |
| 14 | PA11 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[11] and analog input AIN[19] multiplexed onto it. |
| 15 | PA14 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[14] and the XIN crystal input multiplexed onto it. |
| 16 | PA15 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[15] and the XOUT crystal output multiplexed onto it. |
| 17 | PA16 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[0] multiplexed onto it. |
| 18 | PA17 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[1] multiplexed onto it. |
| 19 | PA18 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[2] multiplexed onto it. |
| 20 | PA19 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[3] multiplexed onto it. |
| 21 | PA22 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[6] multiplexed onto it. |
| 22 | PA23 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[7] and the USB SOF 1kHz output multiplexed onto it. |
| 23 | PA24 | bidirectional | Port A general-purpose I/O on the VDDIO domain with USB DM multiplexed onto it; a pull-up is recommended if unconnected. |
| 24 | PA25 | bidirectional | Port A general-purpose I/O on the VDDIO domain with USB DP multiplexed onto it; a pull-up is recommended if unconnected. |
| 25 | PA27 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[15] multiplexed onto it. |
| 26 | RESET | input | Active-low external reset input. |
| 27 | PA28 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[8] multiplexed onto it. |
| 28 | GND | power_in | Ground reference pin for the device. |
| 29 | VDDCORE | power_out | Regulated output of the internal voltage regulator supplying the core logic. |
| 30 | VDDIN | power_in | Input supply pin for the device and internal voltage regulator. |
| 31 | PA30 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[10] and the SWCLK debug clock multiplexed onto it. |
| 32 | PA31 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[11] and the SWDIO debug data multiplexed onto it, activated only with a debugger present. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | TQFP-32(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 32 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDDIO supply voltage | VDDIO | 1.62 | 3.63 | V | Powers I/O lines, OSC8M and XOSC | 35 | |
| VDDIN supply voltage | VDDIN | 1.62 | 3.63 | V | Powers I/O lines and the internal regulator | 35 | |
| VDDANA supply voltage | VDDANA | 1.62 | 3.63 | V | Powers I/O lines, ADC, AC, DAC, PTC, OSCULP32K, OSC32K, XOSC32K | 35 | |
| Operating temperature | -40 | 85 | °C | Package grade U = -40 - 85°C Matte Sn Plating (decoded from -AU suffix in ordering information) | 16 |
Materials and finish
As the datasheet states them (page.json metadata.appearance; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | tin | including indium tin oxide (ITO) sensor grids. The PTC requires one pin per X-line and one pin per Y-line. In the self-capacitance mode, the PTC requires only one pin (Y-line) for each touch sensor. | 859 |
CAD (KiCad official)
- Symbol:
ATSAMD21E18A-AU - Footprint:
Package_QFP:TQFP-32_7x7mm_P0.8mm - 3D model: TQFP-32(7x7) (KiCad packages3D, STEP)
- 3D model files:
atsamd21e18a-au-etched.step/atsamd21e18a-au-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);atsamd21e18a-au.step/atsamd21e18a-au.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (1148 pp, sha256
18ca1ccab5aa330f, retrieved 2026-11-02, tier: manufacturer) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-haiku-5-5(text), consensusclaude-sonnet-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).
# ATSAMD21E18A-AU
**Microchip Tech** · Pre-ordered MCUs · TQFP-32(7x7)
ATSAMD21E18A-AU from Microchip Tech, in a TQFP-32(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
## Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | PA00 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[0] and the XIN32 32kHz crystal input multiplexed onto it. |
| 2 | PA01 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[1] and the XOUT32 32kHz crystal output multiplexed onto it. |
| 3 | PA02 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[2], DAC output VOUT and analog input AIN[0] multiplexed onto it. |
| 4 | PA03 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[3], ADC/DAC VREFA and analog input AIN[1] multiplexed onto it. |
| 5 | PA04 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[4], ADC VREFB and analog input AIN[4] multiplexed onto it. |
| 6 | PA05 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[5] and analog input AIN[5] multiplexed onto it. |
| 7 | PA06 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[6] and analog input AIN[6] multiplexed onto it. |
| 8 | PA07 | bidirectional | Port A general-purpose I/O on the VDDANA analog domain, with EXTINT[7] and analog input AIN[7] multiplexed onto it. |
| 9 | VDDANA | power_in | Analog supply input for the analog peripherals and analog pins on the VDDANA domain. |
| 10 | GND | power_in | Ground reference pin for the device. |
| 11 | PA08 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with NMI and analog input AIN[16] multiplexed onto it. |
| 12 | PA09 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[9] and analog input AIN[17] multiplexed onto it. |
| 13 | PA10 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[10] and analog input AIN[18] multiplexed onto it. |
| 14 | PA11 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[11] and analog input AIN[19] multiplexed onto it. |
| 15 | PA14 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[14] and the XIN crystal input multiplexed onto it. |
| 16 | PA15 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[15] and the XOUT crystal output multiplexed onto it. |
| 17 | PA16 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[0] multiplexed onto it. |
| 18 | PA17 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[1] multiplexed onto it. |
| 19 | PA18 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[2] multiplexed onto it. |
| 20 | PA19 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[3] multiplexed onto it. |
| 21 | PA22 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[6] multiplexed onto it. |
| 22 | PA23 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[7] and the USB SOF 1kHz output multiplexed onto it. |
| 23 | PA24 | bidirectional | Port A general-purpose I/O on the VDDIO domain with USB DM multiplexed onto it; a pull-up is recommended if unconnected. |
| 24 | PA25 | bidirectional | Port A general-purpose I/O on the VDDIO domain with USB DP multiplexed onto it; a pull-up is recommended if unconnected. |
| 25 | PA27 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[15] multiplexed onto it. |
| 26 | RESET | input | Active-low external reset input. |
| 27 | PA28 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[8] multiplexed onto it. |
| 28 | GND | power_in | Ground reference pin for the device. |
| 29 | VDDCORE | power_out | Regulated output of the internal voltage regulator supplying the core logic. |
| 30 | VDDIN | power_in | Input supply pin for the device and internal voltage regulator. |
| 31 | PA30 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[10] and the SWCLK debug clock multiplexed onto it. |
| 32 | PA31 | bidirectional | Port A general-purpose I/O on the VDDIO domain, with EXTINT[11] and the SWDIO debug data multiplexed onto it, activated only with a debugger present. |
## Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | TQFP-32(7x7) |
| Category | Embedded Processors & Controllers |
| Pins | 32 |
## Electrical characteristics
Limits as printed in the datasheet (page.json `metadata.characteristics` carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| VDDIO supply voltage | VDDIO | 1.62 | | 3.63 | V | Powers I/O lines, OSC8M and XOSC | 35 |
| VDDIN supply voltage | VDDIN | 1.62 | | 3.63 | V | Powers I/O lines and the internal regulator | 35 |
| VDDANA supply voltage | VDDANA | 1.62 | | 3.63 | V | Powers I/O lines, ADC, AC, DAC, PTC, OSCULP32K, OSC32K, XOSC32K | 35 |
| Operating temperature | | -40 | | 85 | °C | Package grade U = -40 - 85°C Matte Sn Plating (decoded from -AU suffix in ordering information) | 16 |
## Materials and finish
As the datasheet states them (page.json `metadata.appearance`; the 3D model's colours follow it).
| Part | Material | Colour / plating | Datasheet says | Page |
|---|---|---|---|---|
| contacts | | tin | including indium tin oxide (ITO) sensor grids. The PTC requires one pin per X-line and one pin per Y-line. In the self-capacitance mode, the PTC requires only one pin (Y-line) for each touch sensor. | 859 |
## CAD (KiCad official)
- Symbol: `ATSAMD21E18A-AU`
- Footprint: `Package_QFP:TQFP-32_7x7mm_P0.8mm`
- 3D model: TQFP-32(7x7) (KiCad packages3D, STEP)
- 3D model files: `atsamd21e18a-au-etched.step` / `atsamd21e18a-au-etched.glb` carry the MPN laser-etched on the die in a toggleable `Adom.LaserEtch` group (Fusion-ready); `atsamd21e18a-au.step` / `atsamd21e18a-au.glb` are the bare package body.
## Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- **Datasheet:** [Microchip Tech datasheet](docs/atsamd21e18a-au-datasheet.pdf) (1148 pp, sha256 `18ca1ccab5aa330f`, retrieved 2026-11-02, tier: manufacturer)
- **Extractor:** parts-factory `2.0.0` / `extract_pins 0.3`, primary `claude-haiku-5-5` (text), consensus `claude-sonnet-5-5` (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
- **CAD:** KiCad official libraries (CC-BY-SA 4.0).
[Datasheet PDF](docs/atsamd21e18a-au-datasheet.pdf)