Loads when you scroll to it. Unloads after 5 minutes in the background.

Symbol & Footprint

Schematic Symbol

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.

PCB Footprint

Open full view ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Loads when you scroll to it. Unloads after 5 minutes in the background.
Download PDF
Contents

README

markdown

ATSAMD20G17A-MU

Microchip Tech · Microcontroller Units (MCUs/MPUs/SOCs) · QFN-48-EP(7x7)

ATSAMD20G17A-MU from Microchip Tech, in a QFN-48-EP(7x7). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PA00 bidirectional General-purpose digital I/O pin PA00.
2 PA01 bidirectional General-purpose digital I/O pin PA01.
3 PA02 bidirectional General-purpose I/O pin PA02, shown on the pinout with analog function.
4 PA03 bidirectional General-purpose I/O pin PA03, shown on the pinout with analog function.
5 GNDANA power_in Analog ground.
6 VDDANA power_in Analog supply input.
7 PB08 bidirectional General-purpose I/O pin PB08.
8 PB09 bidirectional General-purpose I/O pin PB09.
9 PA04 bidirectional General-purpose I/O pin PA04.
10 PA05 bidirectional General-purpose I/O pin PA05.
11 PA06 bidirectional General-purpose I/O pin PA06.
12 PA07 bidirectional General-purpose I/O pin PA07.
13 PA08 bidirectional General-purpose I/O pin PA08.
14 PA09 bidirectional General-purpose I/O pin PA09.
15 PA10 bidirectional General-purpose I/O pin PA10.
16 PA11 bidirectional General-purpose I/O pin PA11.
17 VDDIO power_in Digital I/O supply input.
18 GND power_in Ground.
19 PB10 bidirectional General-purpose I/O pin PB10.
20 PB11 bidirectional General-purpose I/O pin PB11.
21 PA12 bidirectional General-purpose I/O pin PA12.
22 PA13 bidirectional General-purpose I/O pin PA13.
23 PA14 bidirectional General-purpose I/O pin PA14.
24 PA15 bidirectional General-purpose I/O pin PA15.
25 PA16 bidirectional General-purpose I/O pin PA16.
26 PA17 bidirectional General-purpose I/O pin PA17.
27 PA18 bidirectional General-purpose I/O pin PA18.
28 PA19 bidirectional General-purpose I/O pin PA19.
29 PA20 bidirectional General-purpose I/O pin PA20.
30 PA21 bidirectional General-purpose I/O pin PA21.
31 PA22 bidirectional General-purpose I/O pin PA22.
32 PA23 bidirectional General-purpose I/O pin PA23.
33 PA24 bidirectional General-purpose I/O pin PA24.
34 PA25 bidirectional General-purpose I/O pin PA25.
35 GND power_in Ground.
36 VDDIO power_in Digital I/O supply input.
37 PB22 bidirectional General-purpose I/O pin PB22.
38 PB23 bidirectional General-purpose I/O pin PB23.
39 PA27 bidirectional General-purpose I/O pin PA27.
40 RESET input External reset pin.
41 PA28 bidirectional General-purpose I/O pin PA28.
42 GND power_in Ground.
43 VDDCORE power_out Regulated core supply output.
44 VDDIN power_in Input supply for the internal regulator.
45 PA30 bidirectional General-purpose I/O pin PA30.
46 PA31 bidirectional General-purpose I/O pin PA31.
47 PB02 bidirectional General-purpose I/O pin PB02.
48 PB03 bidirectional General-purpose I/O pin PB03.
49 EP passive Exposed pad (from the footprint; not named in the datasheet pin table).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package QFN-48-EP(7x7)
Category Embedded Processors & Controllers
Pins 49

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Thermal resistance junction-to-ambient, 48-pin QFN θJA 33 °C/W 48-pin QFN 39
Thermal resistance junction-to-case, 48-pin QFN θJC 11.4 °C/W 48-pin QFN 39
Operating voltage 1.62 3.63 V 2
Maximum CPU frequency 48 MHz 5

CAD (KiCad official)

  • Symbol: ATSAMD20G17A-MU
  • Footprint: Package_DFN_QFN:QFN-48-1EP_7x7mm_P0.5mm_EP5.15x5.15mm
  • 3D model: QFN-48-EP(7x7) (KiCad packages3D, STEP)
  • 3D model files: atsamd20g17a-mu-etched.step / atsamd20g17a-mu-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atsamd20g17a-mu.step / atsamd20g17a-mu.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (51 pp, sha256 206f557c98416067, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF