main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers atmega8515-16au: viewers · Ray 4d ago
atmega8515-16au-etched.glb Publish 0.1.0 · Ray 4d ago
atmega8515-16au-etched.step atmega8515-16au: factory component page (tier=mfr) · Ray 4d ago
atmega8515-16au-hero.glb atmega8515-16au: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
atmega8515-16au-hero.overlay.json Publish 0.1.0 · Ray 4d ago
atmega8515-16au.glb Publish 0.1.0 · Ray 4d ago
atmega8515-16au.kicad_mod Publish 0.1.0 · Ray 4d ago
atmega8515-16au.kicad_sym Publish 0.1.0 · Ray 4d ago
atmega8515-16au.lbr Publish 0.1.0 · Ray 4d ago
atmega8515-16au.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago
verification.json Verified: Published by the parts factory: tier mfr, 44 pins · Ray 4d ago

ATMEGA8515-16AU

Microchip Tech · ATMEL & AVR · TQFP-44(10x10)

ATMEGA8515-16AU from Microchip Tech, in a TQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB5 bidirectional Port B bit 5 (MOSI), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
2 PB6 bidirectional Port B bit 6 (MISO), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
3 PB7 bidirectional Port B bit 7 (SCK), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
4 RESET input Reset input; a low level longer than the minimum pulse length generates a reset even if the clock is not running.
5 PD0 bidirectional Port D bit 0 (RXD), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
6 NC unconnected No connect; do not connect (may be used in future devices).
7 PD1 bidirectional Port D bit 1 (TXD), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
8 PD2 bidirectional Port D bit 2 (INT0), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
9 PD3 bidirectional Port D bit 3 (INT1), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
10 PD4 bidirectional Port D bit 4 (XCK), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
11 PD5 bidirectional Port D bit 5 (OC1A), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
12 PD6 bidirectional Port D bit 6 (WR), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
13 PD7 bidirectional Port D bit 7 (RD), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
14 XTAL2 output Output from the inverting oscillator amplifier.
15 XTAL1 input Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
16 GND power_in Ground.
17 NC unconnected No connect; do not connect (may be used in future devices).
18 PC0 bidirectional Port C bit 0 (A8), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
19 PC1 bidirectional Port C bit 1 (A9), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
20 PC2 bidirectional Port C bit 2 (A10), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
21 PC3 bidirectional Port C bit 3 (A11), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
22 PC4 bidirectional Port C bit 4 (A12), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
23 PC5 bidirectional Port C bit 5 (A13), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
24 PC6 bidirectional Port C bit 6 (A14), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
25 PC7 bidirectional Port C bit 7 (A15), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
26 PE2 bidirectional Port E bit 2 (OC1B), 3-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
27 PE1 bidirectional Port E bit 1 (ALE), 3-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
28 NC unconnected No connect; do not connect (may be used in future devices).
29 PE0 bidirectional Port E bit 0 (ICP/INT2), 3-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
30 PA7 bidirectional Port A bit 7 (AD7), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
31 PA6 bidirectional Port A bit 6 (AD6), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
32 PA5 bidirectional Port A bit 5 (AD5), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
33 PA4 bidirectional Port A bit 4 (AD4), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
34 PA3 bidirectional Port A bit 3 (AD3), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
35 PA2 bidirectional Port A bit 2 (AD2), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
36 PA1 bidirectional Port A bit 1 (AD1), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
37 PA0 bidirectional Port A bit 0 (AD0), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
38 VCC power_in Digital supply voltage.
39 NC unconnected No connect; do not connect (may be used in future devices).
40 PB0 bidirectional Port B bit 0 (OC0/T0), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
41 PB1 bidirectional Port B bit 1 (T1), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
42 PB2 bidirectional Port B bit 2 (AIN0), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
43 PB3 bidirectional Port B bit 3 (AIN1), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.
44 PB4 bidirectional Port B bit 4 (SS), 8-bit bidirectional I/O port pin with selectable internal pull-up, tri-stated during reset.

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-44(10x10)
Category Embedded Processors & Controllers
Pins 44

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating voltage VCC 4.5 5.5 V ATmega8515 (16 MHz grade) 1
Speed grade 0 16 MHz ATmega8515 1
Operating temperature (Industrial) -40 85 °C ATmega8515-16AU, Industrial 13

CAD (KiCad official)

  • Symbol: ATMEGA8515-16AU
  • Footprint: Package_QFP:TQFP-44_10x10mm_P0.8mm
  • 3D model: TQFP-44(10x10) (KiCad packages3D, STEP)
  • 3D model files: atmega8515-16au-etched.step / atmega8515-16au-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega8515-16au.step / atmega8515-16au.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (21 pp, sha256 68aa7768fae20f80, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-haiku-5-5 (text), consensus claude-sonnet-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF