component
ATMEGA32U2-MUR
Public Made by Adomby adom
Microchip Tech Pre-ordered MCUs, VQFN-32-EP(5x5). Pinout cross-checked by two models against the datasheet, KiCad symbol/footprint/3D.
3D Model
Open in new tab ↗
Loads when you scroll to it. Unloads after 5 minutes in the background.
Symbol & Footprint
Schematic Symbol
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
PCB Footprint
Open full view ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
Datasheet
Open in new tab ↗Loads when you scroll to it. Unloads after 5 minutes in the background.
README
markdownATMEGA32U2-MUR
Microchip Tech · Pre-ordered MCUs · VQFN-32-EP(5x5)
ATMEGA32U2-MUR from Microchip Tech, in a VQFN-32-EP(5x5). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.
Pinout
| Pin | Name | Type | Function |
|---|---|---|---|
| 1 | XTAL1 | input | Input to the inverting oscillator amplifier and input to the internal clock operating circuit. |
| 2 | XTAL2/PC0 | bidirectional | Output from the inverting oscillator amplifier if enabled by fuse; also serves as a generic I/O (PC0). |
| 3 | GND | power_in | Ground. |
| 4 | VCC | power_in | Digital supply voltage. |
| 5 | PC2 | bidirectional | Port C bit 2 with internal pull-up; alternate functions PCINT11 and AIN2. |
| 6 | PD0 | bidirectional | Port D bit 0 with internal pull-up; alternate functions OC.0B and INT0. |
| 7 | PD1 | bidirectional | Port D bit 1 with internal pull-up; alternate functions AIN0 and INT1. |
| 8 | PD2 | bidirectional | Port D bit 2 with internal pull-up; alternate functions RXD1, AIN1 and INT2. |
| 9 | PD3 | bidirectional | Port D bit 3 with internal pull-up; alternate functions TXD1 and INT3. |
| 10 | PD4 | bidirectional | Port D bit 4 with internal pull-up; alternate functions INT5 and AIN3. |
| 11 | PD5 | bidirectional | Port D bit 5 with internal pull-up; alternate functions XCK, AIN4 and PCINT12. |
| 12 | PD6 | bidirectional | Port D bit 6 with internal pull-up; alternate functions RTS, AIN5 and INT6. |
| 13 | PD7 | bidirectional | Port D bit 7 with internal pull-up; alternate functions CTS, HWB, AIN6, T0 and INT7. |
| 14 | PB0 | bidirectional | Port B bit 0 with internal pull-up; alternate functions SS and PCINT0. |
| 15 | PB1 | bidirectional | Port B bit 1 with internal pull-up; alternate functions SCLK and PCINT1. |
| 16 | PB2 | bidirectional | Port B bit 2 with internal pull-up; alternate functions PDI, MOSI and PCINT2. |
| 17 | PB3 | bidirectional | Port B bit 3 with internal pull-up; alternate functions PDO, MISO and PCINT3. |
| 18 | PB4 | bidirectional | Port B bit 4 with internal pull-up; alternate functions T1 and PCINT4. |
| 19 | PB5 | bidirectional | Port B bit 5 with internal pull-up; alternate function PCINT5. |
| 20 | PB6 | bidirectional | Port B bit 6 with internal pull-up; alternate function PCINT6. |
| 21 | PB7 | bidirectional | Port B bit 7 with internal pull-up; alternate functions PCINT7, OC.0A and OC.1C. |
| 22 | PC7 | bidirectional | Port C bit 7 with internal pull-up; alternate functions INT4, ICP1 and CLKO. |
| 23 | PC6 | bidirectional | Port C bit 6 with internal pull-up; alternate functions OC.1A and PCINT8. |
| 24 | RESET/PC1/dW | input | Reset input, active low for longer than the minimum pulse length; alternatively debugWIRE channel or generic I/O depending on fuses RSTDISBL and DWEN. |
| 25 | PC5 | bidirectional | Port C bit 5 with internal pull-up; alternate functions PCINT9 and OC.1B. |
| 26 | PC4 | bidirectional | Port C bit 4 with internal pull-up; alternate function PCINT10. |
| 27 | UCAP | passive | USB pads internal regulator output supply voltage; connect an external 1 uF capacitor. |
| 28 | UGND | power_in | USB ground. |
| 29 | D+ | bidirectional | USB full speed positive data upstream port. |
| 30 | D- | bidirectional | USB full speed negative data upstream port. |
| 31 | UVCC | power_in | USB pads internal regulator input supply voltage. |
| 32 | AVCC | power_in | Supply voltage for all analog features (analog comparator, PLL); should be externally connected to VCC through a low-pass filter. |
| 33 | EP | power_in | Large center pad underneath the QFN package; should be soldered to ground on the board for mechanical stability. |
Key specifications
| Parameter | Value |
|---|---|
| Manufacturer | Microchip Tech |
| Package | VQFN-32-EP(5x5) |
| Category | Embedded Processors & Controllers |
| Pins | 33 |
Electrical characteristics
Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).
| Parameter | Symbol | Min | Typ | Max | Unit | Conditions | Page |
|---|---|---|---|---|---|---|---|
| Operating supply voltage | 2.7 | 5.5 | V | Operating Voltages | 1 | ||
| Operating temperature (Industrial) | -40 | 85 | °C | Industrial | 1 | ||
| Maximum frequency at 2.7V | 8 | MHz | 8 MHz at 2.7V - Industrial range | 1 | |||
| Maximum frequency at 4.5V | 16 | MHz | 16 MHz at 4.5V - Industrial range | 1 |
CAD (KiCad official)
- Symbol:
ATMEGA32U2-MUR - Footprint:
Package_DFN_QFN:QFN-32-1EP_5x5mm_P0.5mm_EP3.3x3.3mm - 3D model: VQFN-32-EP(5x5) (KiCad packages3D, STEP)
- 3D model files:
atmega32u2-mur-etched.step/atmega32u2-mur-etched.glbcarry the MPN laser-etched on the die in a toggleableAdom.LaserEtchgroup (Fusion-ready);atmega32u2-mur.step/atmega32u2-mur.glbare the bare package body.
Provenance
Data extracted from the manufacturer datasheet, not a distributor listing:
- Datasheet: Microchip Tech datasheet (22 pp, sha256
78639455b8b6b4e8, retrieved 2026-10-23, tier: lcsc) - Extractor: parts-factory
2.0.0/extract_pins 0.3, primaryclaude-sonnet-5-5(text+vision), consensusclaude-opus-5-5(agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish. - CAD: KiCad official libraries (CC-BY-SA 4.0).