main
Download ZIP Propose a change
Generated by kicad-footprint-generator · KiCad file format 20260206
Name Last commit message Last updated
docs Publish 0.1.0 · Ray 4d ago
viewers atmega32a-an: viewers · Ray 4d ago
atmega32a-an-etched.glb Publish 0.1.0 · Ray 4d ago
atmega32a-an-etched.step atmega32a-an: factory component page (tier=mfr) · Ray 4d ago
atmega32a-an-hero.glb atmega32a-an: hero GLB from the etched model (keeps the MPN mark) · Ray 4d ago
atmega32a-an-hero.overlay.json Publish 0.1.0 · Ray 4d ago
atmega32a-an.glb Publish 0.1.0 · Ray 4d ago
atmega32a-an.kicad_mod Publish 0.1.0 · Ray 4d ago
atmega32a-an.kicad_sym Publish 0.1.0 · Ray 4d ago
atmega32a-an.lbr Publish 0.1.0 · Ray 4d ago
atmega32a-an.step Publish 0.1.0 · Ray 4d ago
package.json Publish 0.1.0 · Ray 4d ago
page.json Set visibility: public · Ray 4d ago
README.md Publish 0.1.0 · Ray 4d ago
verification.json Verified: Published by the parts factory: tier mfr, 44 pins · Ray 4d ago

ATMEGA32A-AN

Microchip Tech · Pre-ordered MCUs · TQFP-44(10x10)

ATMEGA32A-AN from Microchip Tech, in a TQFP-44(10x10). Pinout and pin descriptions extracted from the manufacturer datasheet (extract_pins, cross-checked by a second model); symbol, footprint, and 3D from KiCad-official CAD.

Pinout

Pin Name Type Function
1 PB5 bidirectional Port B bit 5, 8-bit bidirectional I/O with internal pull-up; alternate function MOSI (SPI master data output / slave data input).
2 PB6 bidirectional Port B bit 6, bidirectional I/O with internal pull-up; alternate function MISO (SPI master data input / slave data output).
3 PB7 bidirectional Port B bit 7, bidirectional I/O with internal pull-up; alternate function SCK (SPI master clock output / slave clock input).
4 RESET input Reset input; a low level longer than the minimum pulse length generates a reset even if the clock is not running.
5 VCC power_in Digital supply voltage.
6 GND power_in Ground.
7 XTAL2 output Output from the inverting oscillator amplifier.
8 XTAL1 input Input to the inverting oscillator amplifier and input to the internal clock operating circuit.
9 PD0 bidirectional Port D bit 0, bidirectional I/O with internal pull-up; alternate function RXD (USART receive data input).
10 PD1 bidirectional Port D bit 1, bidirectional I/O with internal pull-up; alternate function TXD (USART transmit data output).
11 PD2 bidirectional Port D bit 2, bidirectional I/O with internal pull-up; alternate function INT0 (external interrupt 0 input).
12 PD3 bidirectional Port D bit 3, bidirectional I/O with internal pull-up; alternate function INT1 (external interrupt 1 input).
13 PD4 bidirectional Port D bit 4, bidirectional I/O with internal pull-up; alternate function OC1B (Timer/Counter1 output compare B match output).
14 PD5 bidirectional Port D bit 5, bidirectional I/O with internal pull-up; alternate function OC1A (Timer/Counter1 output compare A match output).
15 PD6 bidirectional Port D bit 6, bidirectional I/O with internal pull-up; alternate function ICP1 (Timer/Counter1 input capture pin).
16 PD7 bidirectional Port D bit 7, bidirectional I/O with internal pull-up; alternate function OC2 (Timer/Counter2 output compare match output).
17 VCC power_in Digital supply voltage.
18 GND power_in Ground.
19 PC0 bidirectional Port C bit 0, bidirectional I/O with internal pull-up; alternate function SCL (two-wire serial interface clock, open-drain with spike filter for spikes shorter than 50 ns).
20 PC1 bidirectional Port C bit 1, bidirectional I/O with internal pull-up; alternate function SDA (two-wire serial interface data, open-drain with spike filter for spikes shorter than 50 ns).
21 PC2 bidirectional Port C bit 2, bidirectional I/O with internal pull-up; alternate function TCK (JTAG test clock), pull-up active even during reset when JTAG is enabled.
22 PC3 bidirectional Port C bit 3, bidirectional I/O with internal pull-up; alternate function TMS (JTAG test mode select), pull-up active even during reset when JTAG is enabled.
23 PC4 bidirectional Port C bit 4, bidirectional I/O with internal pull-up; alternate function TDO (JTAG test data out), tri-stated unless TAP states that shift out data are entered.
24 PC5 bidirectional Port C bit 5, bidirectional I/O with internal pull-up; alternate function TDI (JTAG test data in), pull-up active even during reset when JTAG is enabled.
25 PC6 bidirectional Port C bit 6, bidirectional I/O with internal pull-up; alternate function TOSC1 (timer oscillator input) when AS2 is set, not usable as I/O then.
26 PC7 bidirectional Port C bit 7, bidirectional I/O with internal pull-up; alternate function TOSC2 (timer oscillator inverting output) when AS2 is set, not usable as I/O then.
27 AVCC power_in Supply voltage for Port A and the A/D converter; must be connected to VCC even if the ADC is not used, through a low-pass filter if the ADC is used.
28 GND power_in Ground.
29 AREF input Analog reference pin for the A/D converter.
30 PA7 bidirectional Port A bit 7, bidirectional I/O with internal pull-up; alternate function ADC7 (ADC input channel 7).
31 PA6 bidirectional Port A bit 6, bidirectional I/O with internal pull-up; alternate function ADC6 (ADC input channel 6).
32 PA5 bidirectional Port A bit 5, bidirectional I/O with internal pull-up; alternate function ADC5 (ADC input channel 5).
33 PA4 bidirectional Port A bit 4, bidirectional I/O with internal pull-up; alternate function ADC4 (ADC input channel 4).
34 PA3 bidirectional Port A bit 3, bidirectional I/O with internal pull-up; alternate function ADC3 (ADC input channel 3).
35 PA2 bidirectional Port A bit 2, bidirectional I/O with internal pull-up; alternate function ADC2 (ADC input channel 2).
36 PA1 bidirectional Port A bit 1, bidirectional I/O with internal pull-up; alternate function ADC1 (ADC input channel 1).
37 PA0 bidirectional Port A bit 0, bidirectional I/O with internal pull-up; alternate function ADC0 (ADC input channel 0).
38 VCC power_in Digital supply voltage.
39 GND power_in Ground.
40 PB0 bidirectional Port B bit 0, bidirectional I/O with internal pull-up; alternate functions T0 (Timer/Counter0 external counter input) and XCK (USART external clock input/output).
41 PB1 bidirectional Port B bit 1, bidirectional I/O with internal pull-up; alternate function T1 (Timer/Counter1 external counter input).
42 PB2 bidirectional Port B bit 2, bidirectional I/O with internal pull-up; alternate functions AIN0 (analog comparator positive input) and INT2 (external interrupt 2 input).
43 PB3 bidirectional Port B bit 3, bidirectional I/O with internal pull-up; alternate functions AIN1 (analog comparator negative input) and OC0 (Timer/Counter0 output compare match output).
44 PB4 bidirectional Port B bit 4, bidirectional I/O with internal pull-up; alternate function SS (SPI slave select input, active low).

Key specifications

Parameter Value
Manufacturer Microchip Tech
Package TQFP-44(10x10)
Category Embedded Processors & Controllers
Pins 44

Electrical characteristics

Limits as printed in the datasheet (page.json metadata.characteristics carries them as data).

Parameter Symbol Min Typ Max Unit Conditions Page
Operating Temperature (Extended grade) TA -40 105 °C Extended range for ATmega32A-AN 329
Supply voltage VCC 2.7 5.5 V 286
Absolute max operating temperature -55 125 °C Operating Temperature 286
Storage Temperature -65 150 °C 286
Voltage on any pin except RESET -0.5 V with respect to Ground; max is VCC+0.5V 286
Voltage on RESET -0.5 13 V with respect to Ground 286
Maximum Operating Voltage 6 V 286
DC Current per I/O Pin 40 mA 286
DC Current VCC pin 200 mA VCC pins 286
DC Current GND pins 400 mA GND pins, TQFP/MLF 286
Input Low Voltage except XTAL1 and RESET VIL -0.5 0.2 V VCC = 4.5 - 5.5; max is 0.2 VCC 286
Input High Voltage except XTAL1 and RESET VIH 0.6 V VCC = 4.5 - 5.5; min is 0.6 VCC, max VCC + 0.5 286
Input Low Voltage XTAL1 VIL1 -0.5 0.1 V VCC = 2.7 - 5.5; max is 0.1 VCC 286
Input High Voltage XTAL1 VIH1 0.7 V VCC = 4.5 - 5.5; min is 0.7 VCC, max VCC + 0.5 286
Input Low Voltage RESET VIL2 -0.5 0.2 V VCC = 2.7 - 5.5; max is 0.2 VCC 286
Input High Voltage RESET VIH2 0.9 V VCC = 2.7 - 5.5; min is 0.9 VCC, max VCC + 0.5 286
Output Low Voltage (5V) VOL 0.7 V IOL = 20 mA, VCC = 5V 286
Output Low Voltage (3V) VOL 0.5 V IOL = 10 mA, VCC = 3V 286
Output High Voltage (5V) VOH 4.2 V IOH = -20 mA, VCC = 5V 286
Output High Voltage (3V) VOH 2.2 V IOH = -10 mA, VCC = 3V 286
Input Leakage Current I/O Pin, pin low IIL 1 µA VCC = 5.5V, pin low (absolute value) 286
Input Leakage Current I/O Pin, pin high IIH 1 µA VCC = 5.5V, pin high (absolute value) 286
Reset Pull-up Resistor RRST 30 85 kΩ typ 60 286
I/O Pin Pull-up Resistor Rpu 20 50 kΩ 286
Power Supply Current Active 4MHz ICC 2.1 5 mA Active 4MHz, VCC = 3V 287
Power Supply Current Active 8MHz ICC 7.5 15 mA Active 8MHz, VCC = 5V 287
Power Supply Current Idle 4MHz ICC 0.6 2.5 mA Idle 4MHz, VCC = 3V 287
Power Supply Current Idle 8MHz ICC 2.8 8 mA Idle 8MHz, VCC = 5V 287
Power-down current, WDT enabled ICC 10 20 µA WDT enabled, VCC = 3V; typ printed as < 10 287
Power-down current, WDT disabled ICC 1 10 µA WDT disabled, VCC = 3V; typ printed as < 1 287
Analog Comparator Input Offset Voltage VACIO 40 mV VCC = 5V, Vin = VCC/2 287
Analog Comparator Input Leakage Current IACLK -50 50 nA VCC = 5V, Vin = VCC/2 287
Oscillator Frequency (VCC 2.7V to 5.5V) 1/tCLCL 0 8 MHz VCC = 2.7V to 5.5V 288
Oscillator Frequency (VCC 4.5V to 5.5V) 1/tCLCL 0 16 MHz VCC = 4.5V to 5.5V 288
Power-on Reset Threshold Voltage (rising) VPOT 1.4 2.3 V rising 289
Power-on Reset Threshold Voltage (falling) VPOT 1.3 2.3 V falling 289
RESET Pin Threshold Voltage VRST 0.2 0.9 V min 0.2 VCC, max 0.9 VCC 289
Minimum pulse width on RESET Pin tRST 1.5 µs 289
Brown-out Reset Threshold, BODLEVEL = 1 VBOT 2.5 2.7 2.9 V BODLEVEL = 1 289
Brown-out Reset Threshold, BODLEVEL = 0 VBOT 3.6 4 4.2 V BODLEVEL = 0 289
Brown-out Detector hysteresis VHYST 50 mV 289
Bandgap reference voltage VBG 1.15 1.23 1.35 V 289
Bandgap reference start-up time tBG 40 70 µs 289
Bandgap reference current consumption IBG 10 µA 289
ADC Clock Frequency (single ended) 50 1000 kHz Single Ended channels 293
ADC Conversion Time (single ended) 13 260 µs Single Ended channels 293
ADC Reference Voltage (single ended) VREF 2 V max AVCC 293
ADC Internal Voltage Reference VINT 2.3 2.56 2.7 V 293
ADC Reference Input Resistance RREF 32 kΩ 293
ADC Analog Input Resistance RAIN 100 MΩ 293

CAD (KiCad official)

  • Symbol: ATMEGA32A-AN
  • Footprint: Package_QFP:TQFP-44_10x10mm_P0.8mm
  • 3D model: TQFP-44(10x10) (KiCad packages3D, STEP)
  • 3D model files: atmega32a-an-etched.step / atmega32a-an-etched.glb carry the MPN laser-etched on the die in a toggleable Adom.LaserEtch group (Fusion-ready); atmega32a-an.step / atmega32a-an.glb are the bare package body.

Provenance

Data extracted from the manufacturer datasheet, not a distributor listing:

  • Datasheet: Microchip Tech datasheet (339 pp, sha256 a12026626ab84321, retrieved 2026-10-31, tier: manufacturer)
  • Extractor: parts-factory 2.0.0 / extract_pins 0.3, primary claude-sonnet-5-5 (text+vision), consensus claude-opus-5-5 (agreed), guards: pin_guards 0.1: passed. Pins are checked against the footprint pad set and their cited datasheet pages before publish.
  • CAD: KiCad official libraries (CC-BY-SA 4.0).

Datasheet PDF